[go: up one dir, main page]

CN1098800C - Method of performing car button registration and car button registration cancellation of elevator - Google Patents

Method of performing car button registration and car button registration cancellation of elevator Download PDF

Info

Publication number
CN1098800C
CN1098800C CN94120084A CN94120084A CN1098800C CN 1098800 C CN1098800 C CN 1098800C CN 94120084 A CN94120084 A CN 94120084A CN 94120084 A CN94120084 A CN 94120084A CN 1098800 C CN1098800 C CN 1098800C
Authority
CN
China
Prior art keywords
railway carriage
button
data bit
compartment
terraced railway
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN94120084A
Other languages
Chinese (zh)
Other versions
CN1111595A (en
Inventor
李元基
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Otis Elevator Korea Co Ltd
Original Assignee
LG Otis Elevator Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by LG Otis Elevator Co filed Critical LG Otis Elevator Co
Publication of CN1111595A publication Critical patent/CN1111595A/en
Application granted granted Critical
Publication of CN1098800C publication Critical patent/CN1098800C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B66HOISTING; LIFTING; HAULING
    • B66BELEVATORS; ESCALATORS OR MOVING WALKWAYS
    • B66B1/00Control systems of elevators in general
    • B66B1/02Control systems without regulation, i.e. without retroactive action
    • B66B1/06Control systems without regulation, i.e. without retroactive action electric
    • B66B1/14Control systems without regulation, i.e. without retroactive action electric with devices, e.g. push-buttons, for indirect control of movements
    • B66B1/16Control systems without regulation, i.e. without retroactive action electric with devices, e.g. push-buttons, for indirect control of movements with means for storing pulses controlling the movements of a single car or cage

Landscapes

  • Engineering & Computer Science (AREA)
  • Automation & Control Theory (AREA)
  • Indicating And Signalling Devices For Elevators (AREA)
  • Elevator Control (AREA)

Abstract

A method of performing car button registration and car button registration cancellation of an elevator, comprising the first step of registering a desired car button as it is designated, the second step of getting ready to cancel the registered car button, the third step of canceling the registration of the car button got ready for registration cancellation, as it is again designated, and the fourth step of getting ready to register the canceled car button.

Description

Realize the method that memory of elevator car button and the memory of terraced railway carriage or compartment button are eliminated
Present invention relates in general to a kind of elevator with terraced railway carriage or compartment button memory system, more specifically, be a kind of method that realizes that button memory in terraced railway carriage or compartment in the elevator and memory thereof are eliminated, can be memorized corresponding to the terraced railway carriage or compartment button of desirable floor in this elevator and this memory also can be eliminated.
Referring to Fig. 1, be depicted as the block diagram of a kind of traditional elevator with terraced railway carriage or compartment button memory system.As shown in the figure, this traditional terraced railway carriage or compartment button memory system includes four terraced railway carriage or compartment button switch groups corresponding to for example 32 terraced railway carriage or compartment buttons, and every group of these four terraced railway carriage or compartment button switch groups comprises 8 terraced railway carriage or compartment button switch SW again 1-SW 8, SW 9-SW 16, SW 17-SW 24Or SW 25-SW 32This tradition ladder railway carriage or compartment button memory system also comprises first to fourth interface circuit 10~13, they separately with terraced railway carriage or compartment button switch SW corresponding to four terraced railway carriage or compartment button switch groups 1-SW 8, SW 9-SW 16, SW 17-SW 24Or SW 25-SW 32Connect, send a data bus to detect its state and will record signal.In addition, this ladder railway carriage or compartment button memory system also comprises a central processing unit 30 (below mention time note make CPU), and it is used for according to terraced railway carriage or compartment button switch SW 1-SW 8, SW 9-SW 16, SW 17-SW 24And SW 25-SW 32State, come the output signal of input interface circuit 10~13 and the overall operation of controlling this ladder railway carriage or compartment button memory system by institute's incoming signal by data bus; Above-mentioned terraced railway carriage or compartment button memory system also comprises a basic drive 40, exports a basic driver signal through a response output signal sending of CPU30; First to fourth transistor array 50-53, wherein each comprises 8 transistors, it is subjected to the corresponding control of the basic driver signal that basic drive 40 sends.In addition, this tradition ladder railway carriage or compartment button memory system includes four Push-button lamp groups, and wherein each includes 8 Push-button lamp L 1-L 8, L 9-L 16, L 17-L 24Or L 25-L 32, they are separately corresponding to first to fourth transistor array, 50~53 corresponding crystal pipes.
Referring to Fig. 2, it shows each detail circuits figure of first to fourth interface circuit 10~13.First to fourth interface circuit 10~13 has same structure, and each includes 8 interface integrated circuits 11 as shown in Figure 2.Each of this interface integrated circuit 11 is corresponding to terraced railway carriage or compartment button switch SW 1-SW 8, SW 9-SW 16, SW 17-SW 24And SW 25-SW 32In a switch, and each interface integrated circuit is all corresponding is connected to 8 lead-out terminal P that link respectively on the data bus line 1-P 8In a cooresponding lead-out terminal on.
Interface integrated circuit 11 comprises the input end of 24 volts of direct current supplies of input voltage vcc as shown in Fig. 2.Resistance R 1, diode D 1And resistance R 2Input end and terraced railway carriage or compartment button switch have been connected on (as SW 1) between.Resistance R 3And capacitor C 1Be connected on resistance R 1With diode D 1Between anodal and earth point.Comparator 111 have be used for the input by capacitor C 1A Non-Inverted Input end (+) of the voltage that compiles (non-inverting input terminal) and be used to import a VREF (Voltage Reference) V RefA reverse input end (-).Non-essential resistance R 5And R 4To 24 volts of power line voltage dividing potential drops of direct current and with dividing potential drop as reference voltage V RefSupply with the reverse input end (-) of this comparator 111.111 pairs of voltages of being imported of this comparator are made comparisons each other and are exported a high or low signal by the result who is made comparisons.The output signal of this comparator 111 is by output contact P 1Give CPU30.
With reference to figure 1, basic drive 40 comprises first to fourth A terminal parts 41~44 again.This first to fourth A terminal block construction is identical, and each includes 8 mouth P 1-P 8, they are linked respectively corresponding on the transistor one of in first to fourth transistor array 50~53.
These transistors of first to fourth transistor array 50~53 are separately corresponding to Push-button lamp L 1-L 8, L 9-L 16, L 17-L 24And L 25-L 32
Operation with traditional terraced railway carriage or compartment button memory system of said structure will be concentrated hereinafter round terraced railway carriage or compartment button switch SW 1Described.
A terraced railway carriage or compartment button switch in this case, such as interface integrated circuit 11 manhole ladder railway carriage or compartment button switch SW as shown in Figure 2 1Connected by the user, then an electric current that is caused by power source voltage Vcc can flow through resistance R 1, diode D 1And resistance R 3
As a result, across resistance R 3Both end voltage is at terraced railway carriage or compartment button switch SW 1Can be when being switched on than low when this ladder railway carriage or compartment button switch disconnects.For this reason, by suitably adjusting resistance R in this interface integrated circuit 11 in advance 1To R 3Value, and supply with VREF (Voltage Reference) V RefResistance R 4And R 5Value, the voltage that acts on the Non-Inverted Input end (+) of this comparator 111 then can be lower than at this ladder railway carriage or compartment button switch SW 1Act on the voltage on these comparator 111 reverse input ends (-) when being switched on.On the contrary, as terraced railway carriage or compartment button switch SW 1During disconnection, the voltage that acts on the comparator 111 Non-Inverted Input ends (+) then is higher than the voltage that affacts on the reverse input end (-).
The result is as terraced railway carriage or compartment button switch SW 1During connection, comparator 111 is by mouth P 1To CPU30 output low signal.On the contrary, when terraced railway carriage or compartment button switch disconnected, comparator 111 was by lead-out terminal P 1Export high signal to CPU30.
In addition, IC chip of CPU30 output selects signal (Chip Select Signal) Cs to give first to fourth interface integrated circuit 11~13 and basic drive 40, and by data bus the signal storage of this input in its inside 8 digit buffers 31.By data bus, CPU30 is with data D in the energy disperser 31 0To D 7Give basic drive 40.Simultaneously, CPU30 will deliver to basic drive 40 with mouth 41~44 corresponding address dates basic drive 40 by shown in Figure 4 by address bus.
When the button switch conducting of terraced railway carriage or compartment, as among Fig. 3 A, representing, fade to its low level from its high position from the output signal of first interface circuit 10 to CPU30.Meanwhile, CPU30 is shown in Fig. 3 B, and its detection signal pulse detects above-mentioned incoming signal in the high state interval and is in low state, and shown in Fig. 3 C with the data D in the energy disperser 31 0-D 7In with terraced railway carriage or compartment button switch SW 1Corresponding the first D 0Be set to " 1 ".Then, CPU30 will be at the result data D in this energy disperser 31 0-D 7, and deliver to this basic drive 40 corresponding to an address 00 of first output terminal component 41 of this basic drive 40.
This basic drive 40 is selected response this first output terminal component 41 from the address 00 of CPU30, and first mouth 41 that passes through to be chosen is corresponding to the next data D of CPU30 0-D 7Content and by mouth P 1With the basic drive signal output to the first transistor array 50.
Next in this first transistor array 50, this is from the mouth P of first output terminal component 41 1The basic driver signal act on shown in the image pattern 5 and the bonded assembly transistor Q of this place 1A base stage on, make this transistor Q then 1Conducting.The result is the voltage P from 22 volts of direct current (DC) 22The electric current that causes is flowed through and is connected to this transistor Q 1The Push-button lamp L of collecting electrode 1, this transistor Q that flows through again and join with ground terminal 1Emitter on.As a result, Push-button lamp L 1Then be switched on.
This moment, this transistor Q 1Collecting electrode and this Push-button lamp L 1And the voltage at a contact X place of the connection lead between first line of this data bus just equates with voltage at the ground contact place.The result acts on this CPU30 from the low signal of this contact X first line by this data bus.
At Push-button lamp in a manner described during conducting, this ladder railway carriage or compartment button switch SW 1Memory then promptly finish.
In this way, these circuits of data bus are received on all mouths of first interface circuit 10 and are received simultaneously on all mouths of the first transistor array 50.Therefore, Push-button lamp L 1During conducting, the low signal from an X in the first transistor array 50 will act on the CPU30.And no matter the mouth P of first interface circuit 10 1The logic state of this output signal that comes how.Low signal from the some X in the first transistor array 50 continuously acts on CPU30, although corresponding to this Push-button lamp L 1Terraced railway carriage or compartment button switch SW 1Be disconnected.
As a result, because the user can not eliminate the terraced railway carriage or compartment button that this has been remembered, elevator must be done temporary transient the stop at N/R floor place, and this causes the waste of time and energy.
Satisfy in view of the above problems and do to have the present invention, and its purpose provides a kind of method that realizes that in elevator memory of elevator car button and the memory of elevator car button are eliminated, wherein ought remember desired terraced railway carriage or compartment button and the corresponding button lamp is switched under the situation, CPU can close the Push-button lamp that has been communicated with to eliminate the memory that this requires terraced railway carriage or compartment button.
Above-mentioned purpose is to realize that by providing a kind of method that memory of elevator car button and the memory of terraced railway carriage or compartment button are eliminated is achieved, and this method comprises the steps appointed terraced railway carriage or compartment button of (a) memory; (b) get ready to eliminate described terraced railway carriage or compartment button through memory; (c) when the aforementioned terraced railway carriage or compartment button of remembering elimination of having got ready is specified once more, cancellation is to the memory of this button, and (d) gets ready to remember described terraced railway carriage or compartment button through eliminating.
Above-mentioned and other purpose, characteristics and advantage of the present invention, hereinafter with detailed description in conjunction with the accompanying drawings, easy to understand more therefrom, wherein:
Fig. 1 is the block scheme of elevator with traditional terraced railway carriage or compartment button memory system;
Fig. 2 is the detailed circuit diagram of interface circuit among Fig. 1;
Fig. 3 A to 3C is respectively incoming signal among the central processing unit CPU among Fig. 1, the sequential chart of checking signal and data;
Fig. 4 be one in order in the instruction diagram 1 from the form of corresponding relation between the address of CPU and the basic drive output terminal component;
Fig. 5 is the circuit diagram that the transistor AND gate external circuit of transistor array in the instruction diagram 1 links to each other;
Fig. 6 is the system chart that realization elevator car button memory of the present invention and memory removing method thereof are used;
Fig. 7 A to 7C is respectively an incoming signal in the CPU among Fig. 6, the sequential chart of checking signal and data;
Fig. 8 is the diagram of circuit of explanation by realization elevator car button memory of the present invention and memory removing method thereof.
Fig. 6 shows the employed system chart of a kind of method that constitutes realization elevator car button memory of the present invention and memory elimination thereof.This graph structure cardinal principle is identical with Fig. 1's, a CPU130 has comprised 8 input buffers 131 in just, 8 output buffers 132 and one 8 bit flag register 133, and the circuit of this data bus is not to receive first to fourth transistor array 50~53 and this Push-button lamp L 1-L 8, L 9-L 16, L 17-L 24And L 25-L 32Between connection lead on.Thereby similarly index indicates similar part.
Input buffer 131 is being stored one 8 bit, its corresponding terraced railway carriage or compartment button switch SW 1-SW 8, SW 9-SW 16, SW 17-SW 24And SW 25-SW 324 terraced railway carriage or compartment button switch groups in each group, each output buffer 132 and indicate register 133 and store respectively separately and corresponding 8 binary numbers of these input buffer 131 binary numbers.
Now describe the method that formation elevator car button note of the present invention that the system with said structure finishes and memory thereof are eliminated in detail with reference to Fig. 7 A to 8.Fig. 7 A to 7C is respectively incoming signal among Fig. 6, and a sequential chart of checking data in signal and the CPU130, Fig. 8 are explanation realizes memory of elevator car button and memory removing method thereof by the present invention diagram of circuits.
The user pushes this ladder railway carriage or compartment button switch SW 1-SW 8, SW 9-SW 16, SW 17-SW 24And SW 25-SW 32Time for the memory of terraced railway carriage or compartment button is 200 milliseconds~300 milliseconds.This moment, this ladder railway carriage or compartment button switch SW 1-SW 8, SW 9-SW 16, SW 17-SW 24And SW 25-SW 32Be switched on earlier and disconnection after process 200ms~300ms.After one definite period, the user can depress terraced railway carriage or compartment button switch SW 1-SW 8, SW 9-SW 16, SW 17-SW 24And SW 25-SW 32To eliminate the terraced railway carriage or compartment button of having remembered.The result should ladder railway carriage or compartment button switch SW 1-SW 8, SW 9-SW 16, SW 17-SW 24And SW 25-SW 32Conducting once more, and row disconnection again behind 200ms~300ms.
Along with terraced railway carriage or compartment button switch SW 1-SW 8, SW 9-SW 16, SW 17-SW 24And SW 25-SW 32Do as the above-mentioned action of on/off repeatedly, satisfy and carry out following step.
At first, will concentrate around this ladder railway carriage or compartment button switch SW 1Describe this ladder railway carriage or compartment button memory and confirm step.
Earlier at this initialization step S 0In, the binary digit of input buffer 131, output buffer 132 and flag register 133 is initialized as " 0 ".
At first step S 1, when the user pressed the corresponding terraced railway carriage or compartment button of desiring toward floor, this corresponding terraced railway carriage or compartment button was such as being SW 1Just be switched on corresponding terraced railway carriage or compartment button switch SW 1The output signal from this first interface circuit 10 to CPU130 just fade to low state by its high state, as representing among Fig. 7 A.
This moment, CPU130 by the check signal sent from its internal unit at the interval C of high state 1Detecting incoming signal is low state, as representing among the 7B.
Subsequent to the second step S 3, in the input buffer 131 corresponding to terraced railway carriage or compartment button switch SW 1One of binary digit by set, shown in Fig. 7 C.
At the 3rd step S 4The place, those output buffer 132 interior corresponding positions that coexist that are set to the input buffer 131 of " 1 " are carried out AND operation, and whether differentiate this AND operation result then is " 1 ".Under present case, should " with " end value be " 0 ", this is the cause that is initialized to " 0 " owing to pairing binary digit in output buffer 132.Like this, operating sequence proceeds to the 4th step S 5
At the 4th step S 5The place will judge corresponding to terraced railway carriage or compartment button switch SW 1Input buffer 131 in binary digits whether be changed to " 1 ".Because corresponding terraced railway carriage or compartment button switch SW 1Input buffer 131 in binary digits be set to " 1 " in advance, so this operating sequence enters the 5th step S 7
At the 5th step S 7Differentiate corresponding to the corresponding binary digit in the flag register 133 of input buffer 131 binary digits that are set to " 1 " and whether be set to " 1 ".Because corresponding binary digit is initialized to " 0 " in this identification register 133, so this operating sequence then proceeds to the 6th step S 9
At the 6th step S 9On, all be set to " 1 " corresponding to input buffer 131 by the corresponding binary digit of the output buffer 132 of the binary digit of set and flag register 133.Then, this CPU30 is just the data bit D in this output buffer 132 that is set to " 1 " 0And be sent to this basic drive 40 corresponding to the address 00 of first output terminal component 41 of basic drive 40.
This basic drive 40 responds from the address 00 of central processing unit 130 and selects first output terminal component 41, and response is from the data bit D of output buffer 132 0And the mouth P by selected first output terminal component 41 1Output basic driver signal is given the first transistor array 50.
As a result, corresponding to terraced railway carriage or compartment button switch SW 1Push-button lamp L 1Be switched on, thereby the affirmation step of terraced railway carriage or compartment button memory finishes at this point.
Next will concentrate round terraced railway carriage or compartment button switch SW 1Describing this ladder railway carriage or compartment button memory negates step.
The terraced railway carriage or compartment button memory of telling about is in the above confirmed in the step, corresponding to terraced railway carriage or compartment button switch SW 1This input buffer 131 and the corresponding binary digits in the output buffer 132 all be redefined for " 1 ".
At first step S 1, (during 200ms~300ms), the check signal that CPU130 sends by its external device is at the interval C of high state to be in that time that output signal from first interface circuit 10 keeps its low-end trim in the interval 2Detecting incoming signal is low state, and shown in Fig. 7 B, in the case, because this incoming signal keeps its low state, operating sequence proceeds to the second step S then 3
Then, at the second step S 3On, shown in Fig. 7 C corresponding to terraced railway carriage or compartment button switch SW 1This input buffer 131 in binary digit be changed to " 1 " again.
At the 3rd step S 4, the binary digit that is changed to this input buffer 131 of " 1 " is done AND operation with the corresponding binary digit in this output buffer 132, and whether differentiate this AND operation result then is " 1 ".Under present case, owing to confirm that at the terraced railway carriage or compartment of preceding theory button this corresponding binary digit at output buffer 132 is redefined for " 1 " in the step, so should " with " to be worth be " 1 ".Like this, operating sequence proceeds to the 4th step S then 6
At the 4th step S 6On to differentiate corresponding to the binary digits in the flag register 133 of these input buffer 131 binary digits that are set at " 1 " whether be set to " 1 ".Owing to confirm the 6th step S of step in the memory of aforementioned terraced railway carriage or compartment button 9In, corresponding the binary digit of these input buffer 131 binary digits in flag register 133 that is set as " 1 " is configured to " 1 " in advance, so this operation is back to first step S then again 1Like this, this ladder railway carriage or compartment button memory is negated that step promptly comes to an end.
Owing to (follow the high state interval C that checks signal in the 200ms~300ms) keeping that time district limit of its low state from this output signal of first interface circuit 10 2The cause that many high states interval is arranged afterwards, the memory of above-mentioned terraced railway carriage or compartment button negate that step can repeatedly be carried out.
Below around terraced railway carriage or compartment button switch SW 1Describe this ladder railway carriage or compartment button memory and eliminate preliminary step.
In the memory of aforesaid terraced railway carriage or compartment button negates corresponding to terraced railway carriage or compartment button switch SW in the step 1Input buffer 131 and the corresponding binary digit in the output buffer 132 all be set to " 1 " in advance.
At first step S 1, when the output signal that is in from first interface circuit 10 kept in time limit a period of time of its high-end trim, CPU130 is by the interval C of a high state of the check signal of its internal unit 3Detect the high-end trim of this incoming signal, as shown in Fig. 7 B.In the case, because this incoming signal keeps high-end trim, operating sequence is satisfied to the second step S 2
At the second step S 2, terraced railway carriage or compartment button switch SW 1Corresponding binary digit in the cooresponding input buffer 131 is re-set as " 0 ", shown in Fig. 7 C.
At third step S 4, coexist this correspondence binary digit of output buffer 132 of this binary digit that is reset to the input buffer 131 of " 0 " is carried out AND operation, again row differentiate should " with " whether end value be " 1 ".Because of should " with " end value be " 0 ", operate entering the 4th step S 5
At the 4th step S 5Differentiate and terraced railway carriage or compartment button switch SW 1Whether the corresponding binary digit in the cooresponding input buffer 131 is set to " 1 ".Cause is corresponding to terraced railway carriage or compartment button switch SW 1Input buffer 131 in corresponding binary digits be reset to " 0 " in advance, operation proceeding to the 5th step S then 8
At the 5th step S 8, the corresponding binary digits in corresponding this flag register 133 that is reset input buffer 131 binary digits that are decided to be " 0 " are reset and are decided to be " 0 ".As a result, this ladder railway carriage or compartment button memory elimination preliminary step promptly finishes then.
In the output signal from first interface circuit 10 remained on the period of its high-end trim, button memory in above-mentioned terraced railway carriage or compartment was eliminated preliminary step owing to check the interval C of high state of signal at this 3Many high states are interval to be repeated heel with having.
Subsequent will be at terraced railway carriage or compartment button switch SW 1Describe the button memory of terraced railway carriage or compartment and eliminate the affirmation step.
Ladder railway carriage or compartment button switch SW 1Corresponding binary digit in the pairing input buffer 131 formerly is set to " 0 ", and terraced railway carriage or compartment button switch SW 1Corresponding binary digit in the pairing output buffer 132 is eliminated in the preliminary step in the memory of above-mentioned terraced railway carriage or compartment button switch and formerly is set to " 1 ".
At first step S 1In, remain in the period of its low state at the output signal that sends by first interface circuit 10, as what represent in Fig. 7 B, CPU130 is from the interval C of the high state of the next check signal of its external device 2In detect the low-end trim of this incoming signal.In the case, because incoming signal keeps its low state, so operation proceeds to the second step S 3
Then, at the second step S 3, terraced railway carriage or compartment button switch SW 1Binary digit is set to " 1 " in pairing this input buffer 131 as representing at Fig. 7 C.
At the 3rd step D 4On, the corresponding binary digits that the binary digit that is set as the input buffer 131 of " 1 " coexists in the output buffer 132 are done AND operation, again row differentiate this " with " whether end value be " 1 ".Current, should " with " end value be " 1 ", this is because these correspondence binary digits in the output buffer 132 formerly are configured to the cause of " 1 " in above-mentioned terraced railway carriage or compartment button memory elimination preliminary step.Operation proceeds to the 4th step S then like this 6
At the 4th step S 6Differentiate the corresponding binary digit that is set as in this register of pairing this sign of binary digit 133 of " 1 " with this input buffer 131 and whether be set to " 1 ".Because be set as this binary digit in the pairing flag register 133 of the binary digit of " 1 " is eliminated preliminary step in the memory of above-mentioned terraced railway carriage or compartment button the 5th step S with input buffer 131 8On formerly be reset to and " 0 ", operation proceeds to the 5th step S then 10
At the 5th step S 10The corresponding binary digit that is set as in the cooresponding output buffer 131 of the binary digit of " 1 " with input buffer 131 is reset to " 0 ", and the device 133 corresponding binary digits in the cooresponding sign of this binary digit that is set as " 1 " with input buffer 131 is deposited then are set to " 1 ".CPU130 is this data bit D in output buffer 132 that is changed to " 0 " more then 0Send basic drive 40 to address 00 corresponding to first output terminal component 41 of basic drive 40.
This basic drive 40 is selected first output terminal component 41 according to the address of coming from CPU130 00, and response is from the data bit D of output buffer 132 0Mouth P by selected first output terminal component 41 1To the non-basic driver signal of the first transistor array 50 outputs.
As a result, corresponding to button switch SW 1Push-button lamp L 1Be closed, and terraced railway carriage or compartment button memory is eliminated and is confirmed the step knot that also promptly comes to an end.
Below will be round terraced railway carriage or compartment button switch SW 1Tell about the button memory of terraced railway carriage or compartment and eliminate negative step.
Corresponding to terraced railway carriage or compartment button switch SW 1Input buffer 131 in corresponding binary digits be changed to " 1 " in advance, and corresponding to terraced railway carriage or compartment button switch SW 1Output buffer 132 in corresponding binary digits eliminate in the memory of above-mentioned terraced railway carriage or compartment button and confirm to be changed to " 0 " in advance again in the step.
At first step S 1, (200ms~300ms), as shown in fig. 7b, CPU130 detects the low state of this incoming signal from the interval C5 of a high state of the check signal of its internal unit in this output signal of first interface circuit 10 remains in period of its low state.In the case, because incoming signal remains on low state, operation proceeds to the second step S then 3
At the second step S 3On, corresponding to terraced railway carriage or compartment button switch SW 1Input buffer 131 in corresponding binary digits be changed to " 1 " again, shown in Fig. 7 C.
At the 3rd step S 4On, the corresponding binary digit of the input buffer 131 of the set pairing binary digits that coexist in the output buffer 132 are carried out AND operation, again row differentiate should " with " whether end value be " 1 ".Under present case, should " with " end value be " 0 ", this is because the corresponding binary digit output buffer 132 in formerly is changed to the cause of " 0 " again in above-mentioned terraced railway carriage or compartment button memory elimination affirmation step.Like this, operation proceeds to the 4th step S5.
At the 4th step S 5Differentiate corresponding to terraced railway carriage or compartment button switch SW 1, whether the corresponding binary digit in input buffer 131 be changed to " 1 ".Because corresponding to terraced railway carriage or compartment button switch SW 1, the corresponding binary digits in the input buffer 131 formerly are changed to " 1 ", so operation just enters the 5th step S 7
At the 5th step S 7Differentiate with input buffer 131 and be set as whether corresponding binary digits are set as " 1 " in the cooresponding flag register 133 of the binary digit of " 1 ".Because this corresponding binary digit in the flag register 133 is eliminated the 5th step S that confirms step in the memory of above-mentioned terraced railway carriage or compartment button 10Formerly established work " 1 ", make operation be back to first step S then 1The negative step of this ladder railway carriage or compartment button memory elimination so just is through with.
(during 200ms~300ms), it negates step owing to followed many high states interval repeat after the interval C5 of high state that button memory in above-mentioned terraced railway carriage or compartment is eliminated when the output signal from first interface circuit 10 remains on the period of its low state.
Below in conjunction with terraced railway carriage or compartment button switch SW 1This ladder railway carriage or compartment button memory preliminary step describe.
Corresponding to terraced railway carriage or compartment button switch SW 1The corresponding binary digit in input buffer 131 eliminate in above-mentioned terraced railway carriage or compartment button memory and formerly be changed to " 1 " in the step.
Then, finish and the identical step of above-mentioned terraced railway carriage or compartment button memory elimination preliminary step.Finished should ladder railway carriage or compartment button preliminary step after, subsequent step of carrying out then is to confirm that with the memory of terraced railway carriage or compartment button step begins again.
The present invention is through above-mentioned steps, and the terraced railway carriage or compartment button of having remembered can be eliminated.Thereby the work-hours of elevator can give and shortening and energy is saved.
Though provided preferred embodiment of the present invention above for purposes of illustration, made various changes, additional and replacement under the situation of the scope and spirit of the present invention that those skilled in the art also might put down in writing in not exceeding by the appended claims.

Claims (3)

1. a method that realizes that memory of elevator car button and the memory of terraced railway carriage or compartment button are eliminated comprises the steps:
(a) by specified, remember a desired terraced railway carriage or compartment button;
(b) get ready for eliminating the described terraced railway carriage or compartment button of having remembered;
(c) when the aforementioned terraced railway carriage or compartment button of remembering elimination of having got ready was specified once more, cancellation was to the memory of this button; And
(d) get ready for the described terraced railway carriage or compartment button of memory through eliminating,
Described step (a) may further comprise the steps:
Data bit to an input buffer, an output buffer and a flag register is carried out initialization, promptly sets initial value;
Differentiation is corresponding to described state from the output signal of an interface circuit of being specified terraced railway carriage or compartment button;
If this output signal through differentiating from described interface circuit is in low state, the data bit through the initialization setting of described input buffer is set then;
If through differentiating, make the logical income value by the data bits of the input buffer of described setting with the data bit through the initialization setting of output buffer and be " 0 ", and the data bit of the input buffer of described setting is " 1 " and described flag register is " 0 " through the data bit of initialization setting, then carry out described initialization setting, connect corresponding to the Push-button lamp of the terraced railway carriage or compartment of described appointment button and turn back to and differentiate on this step from described interface circuit output state signal for the data bit of described flag register and output buffer; Differentiation is corresponding to described state from the interface circuit output signal of being specified terraced railway carriage or compartment button;
If through differentiating, the state of the output signal from described interface circuit is low state, and the data bit of input buffer then is set; And
Do that income value is " 1 " behind the logical if judge the data bit of formerly setting with output buffer by the described setting data position of described input buffer, and the binary digit of a flag register is " 1 ", then turns back to differentiate on this step from described interface circuit output state signal;
Wherein said step (b) may further comprise the steps:
Differentiation is corresponding to the state from the interface circuit output signal of the terraced railway carriage or compartment of described appointment button;
If differentiate state from described interface circuit output signal in high state, the data bit of input buffer of then resetting; With
If differentiate by the described data bit that formerly is provided with through the same output buffer of the data bit of resetting of described input buffer and make the logical income value for " 0 ", and the described data bit through resetting of described input buffer is " 0 ", and the data bit of the flag register of then resetting also turns back on the step of differentiation from described interface circuit output state signal.
2. a method that realizes that memory of elevator car button and the memory of terraced railway carriage or compartment button are eliminated comprises the steps:
(a) by specified, remember a desired terraced railway carriage or compartment button;
(b) get ready for eliminating the described terraced railway carriage or compartment button of having remembered;
(c) when the aforementioned terraced railway carriage or compartment button of remembering elimination of having got ready was specified once more, cancellation was to the memory of this button; And
(d) get ready for the described terraced railway carriage or compartment button of memory through eliminating,
Wherein said step (c) may further comprise the steps:
Differentiation is corresponding to described state from an interface circuit output signal of being specified terraced railway carriage or compartment button;
If differentiating the output state signal that comes from described interface circuit is low state, the data bit of an input buffer is set then;
If income value is " 1 " after described data bit through being provided with is made logical with a data bit of formerly setting of described output buffer through differentiating by described input buffer, and the data bit of formerly resetting of described flag register is the words of " 0 ", the data bit of a flag register then is set and the data bit of an output buffer of resetting, turn-offs corresponding to described and specified the Push-button lamp of terraced railway carriage or compartment button and turn back on the step of differentiation from described interface circuit output state signal;
Differentiation is corresponding to described state from an interface circuit output signal of being specified terraced railway carriage or compartment button;
If the state of differentiating from described interface circuit output signal is low state, the data bit of an input buffer then is set, and
If the value through differentiating by described input buffer gained after the data bit that the data bit of setting was formerly reset with output buffer is made logical is " 0 ", and the data bit that the described setting data figure place of described input buffer is " 1 " and flag register is " 1 ", then is back on the step of differentiation from described interface circuit output state signal.
3. a kind of method that realizes that memory of elevator car button and the memory of terraced railway carriage or compartment button are eliminated as claimed in claim 2, wherein said step (d) may further comprise the steps:
Differentiation is corresponding to the state from the interface circuit output signal of the terraced railway carriage or compartment of described appointment button;
If differentiate state from described interface circuit output signal in high state, the data bit of input buffer of then resetting; With
If differentiate by the described data bit that formerly is provided with through the same output buffer of the data bit of resetting of described input buffer and make the logical income value for " 0 ", and the described data bit through resetting of described input buffer is " 0 ", and the data bit of the flag register of then resetting also turns back on the step of differentiation from described interface circuit output state signal.
CN94120084A 1993-11-19 1994-11-19 Method of performing car button registration and car button registration cancellation of elevator Expired - Fee Related CN1098800C (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR24766/1993 1993-11-19
KR1019930024766A KR960011573B1 (en) 1993-11-19 1993-11-19 How to register / cancel an elevator call

Publications (2)

Publication Number Publication Date
CN1111595A CN1111595A (en) 1995-11-15
CN1098800C true CN1098800C (en) 2003-01-15

Family

ID=19368533

Family Applications (1)

Application Number Title Priority Date Filing Date
CN94120084A Expired - Fee Related CN1098800C (en) 1993-11-19 1994-11-19 Method of performing car button registration and car button registration cancellation of elevator

Country Status (3)

Country Link
KR (1) KR960011573B1 (en)
CN (1) CN1098800C (en)
TW (1) TW378297B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7532367B2 (en) 2005-09-28 2009-05-12 Kyocera Mita Corporation Electronic device and storage medium which stores a control program

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4915197A (en) * 1987-12-18 1990-04-10 Inventio Ag Elevator call registering and indicating device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4915197A (en) * 1987-12-18 1990-04-10 Inventio Ag Elevator call registering and indicating device

Also Published As

Publication number Publication date
CN1111595A (en) 1995-11-15
KR960011573B1 (en) 1996-08-24
TW378297B (en) 2000-01-01
KR950013953A (en) 1995-06-15

Similar Documents

Publication Publication Date Title
US7439898B1 (en) Parallel digital processing for reducing delay in SAR ADC logic
CN1088032A (en) Switched capacitor D/A converter
US7760125B2 (en) A/D conversion circuit for use with low-potential and high-potential power supplies
CN1009415B (en) Communication switch controller
CN1428749A (en) Control and monitoring signal transmission system
CN1242850A (en) Dual-mode data carrier and circuit for such data carrier with simplified data transfer means
US20040008134A1 (en) Low voltage analog-to-digital converters with internal reference voltage and offset
CN1105362C (en) Communication system with one master and at least one slave
EP0701327B1 (en) BiCMOS push-pull type logic apparatus with voltage clamp circuit and clamp releasing circuit
CN1098800C (en) Method of performing car button registration and car button registration cancellation of elevator
CN1187901C (en) Sequential comparison A/D converter
US7534983B2 (en) Optical imaging device comparing image data at first and second time periods
CN1181541A (en) Semiconductor integrated circuit with multiple flip-flop
CN1174608C (en) Exchange connecting apparatus for camera and automatic diaphragm lens and its testing circuit
CN1956340A (en) Inverter-Based Flash Analog-to-Digital Converter Using Open-Circuit Resistor Strings
JPS63253727A (en) Succesive approximation analog-digital converter
US3374470A (en) Adaptive threshold circuits
JP2002064753A (en) Drive circuit for ccd charge transfer
CN1167372A (en) Multiple power source semiconductor IC
CN100414577C (en) integrated display
CN1530915A (en) Data driving device
CN1614895A (en) AD converter
CN1129865A (en) Digital-to-analog conversion device
CN2672758Y (en) Self adaptive digital multimedia central control system
CN1643766A (en) Voltage Converter Using MOS Transistors

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
ASS Succession or assignment of patent right

Owner name: LG-OTIS ELEVATOR CO., LTD.

Free format text: FORMER OWNER: LG ELECTROGENESIS CO., LTD.

Effective date: 20010804

C41 Transfer of patent application or patent right or utility model
TA01 Transfer of patent application right

Effective date of registration: 20010804

Applicant after: LG Otis Elevator Co., Ltd.

Applicant before: LG Industrial Systems Co., Ltd.

C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20030115

Termination date: 20091221