CN109446677B - Universal platform based on network chip and construction method thereof - Google Patents
Universal platform based on network chip and construction method thereof Download PDFInfo
- Publication number
- CN109446677B CN109446677B CN201811300818.XA CN201811300818A CN109446677B CN 109446677 B CN109446677 B CN 109446677B CN 201811300818 A CN201811300818 A CN 201811300818A CN 109446677 B CN109446677 B CN 109446677B
- Authority
- CN
- China
- Prior art keywords
- layer
- function
- functions
- development
- universal platform
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/20—Design optimisation, verification or simulation
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
- Stored Programmes (AREA)
Abstract
The invention provides a universal platform based on a network chip and a construction method thereof. The two-layer exchange function and the three-layer interface function in the data plane function are realized in the universal platform, so that the related products can be rapidly developed after the universal platform is provided, the development period of a project is shortened, and meanwhile, the cost in the development process is saved.
Description
Technical Field
The invention belongs to the technical field of network chips, and particularly relates to a universal platform based on a network chip and a construction method thereof.
Background
The network chip (NP, networking Processor) is a microprocessor providing logic for transmitting and receiving data in a communication network, and NP is a programmable device that is specifically applied to various tasks in the communication field, such as packet processing, protocol analysis, route lookup, voice/data aggregation, firewalls, etc.
However, since NPs are developed according to their respective requirements, common functions are not integrated during the period, and thus, the difficulty of version development and management is increased additionally. Therefore, in the rapidly developing networking era, it is particularly important to perform integrated development in terms of development, management and maintenance of the common functions in order to accelerate the development speed and compress the development period of the project.
Disclosure of Invention
In view of this, the present invention provides a universal platform based on network chip and a method for constructing the universal platform, so as to solve the technical problems that the current NP-shared function development has repeated labor, thereby greatly prolonging the development period and simultaneously causing difficult management and maintenance.
The invention adopts the following technical scheme:
in some optional embodiments, a method for building a universal platform based on a network chip is provided, including: performing abstract modeling of the system aiming at the two-layer exchange function and the three-layer interface function, and finally forming a summary design description document; designing data structures and communication formats required by an interface function, a virtual local area network function and a link layer discovery protocol function in the second layer; the implementation of the three-layer function is determined.
In some alternative embodiments, the process of performing abstract modeling on the system aiming at the two-layer exchange function and the three-layer interface function to finally form the summary design description document comprises the following steps: abstracting out the functions of the second layer and the third layer of the system; dividing the functions of the second layer and the third layer of the system into modules; and writing a function description document, a test case design document and a table building document of the summary design according to the abstract model.
In some optional embodiments, the method for building a general platform based on a network chip further includes: performing coding iterative development on each functional module of the system; and performing simulation data testing and correlation testing on all the functional modules of the system, and integrating the functions of all the modules.
In some alternative embodiments, the process of performing code iterative development on each functional module of the system includes: developing basic software of a two-layer exchange function; developing the functions of the three-layer basic route; performing system joint debugging to perfect exchange software and routing functions;
in some alternative embodiments, in the process of performing code iterative development on each functional module of the system, test cases of two-layer exchange and three-layer routing are synchronously developed and tested.
In some optional embodiments, the invention provides a universal platform based on a network chip, and the universal platform is built by adopting the method for building the universal platform based on the network chip.
The invention has the beneficial effects that: the repeated labor condition is avoided, and the development period can be greatly shortened; the management and maintenance are convenient; in the subsequent product development, the project requiring the function of the part can shorten the development period and can be put into use as soon as possible; related products can be rapidly developed, the development period of projects is shortened, and meanwhile, the cost in the development process is saved.
Drawings
FIG. 1 is a flow diagram of a method for building a universal platform based on a network chip of the present invention;
FIG. 2 is a schematic illustration of the general design of the present invention;
FIG. 3 is a schematic diagram of a first implementation of the three-layer functionality provided by the present invention;
FIG. 4 is a schematic diagram of a second implementation of the three-layer functionality provided by the present invention;
fig. 5 is a schematic diagram of a third implementation of the three-layer function provided by the present invention.
Detailed Description
The following description and the drawings sufficiently illustrate specific embodiments of the invention to enable those skilled in the art to practice them. Other embodiments may involve structural, logical, electrical, process, and other changes. The embodiments represent only possible variations. Individual components and functions are optional unless explicitly required, and the sequence of operations may vary. Portions and features of some embodiments may be included in, or substituted for, those of others. The scope of embodiments of the invention encompasses the full ambit of the claims, as well as all available equivalents of the claims.
As shown in fig. 1, in some illustrative embodiments, a method for building a universal platform based on a network chip is provided, including:
101: overall design.
And carrying out abstract modeling on the system aiming at the two-layer exchange function and the three-layer interface function, and finally forming a summary design description document.
As shown in fig. 2, the process of performing abstract modeling of a system for a two-layer switching function and a three-layer interface function, and finally forming a summary design description document includes: firstly, abstracting out the functions of a second layer and a third layer of a system according to the technical specification requirements of a general platform; then, the functions of the second layer and the third layer of the system are divided into modules; finally, writing a function description document, a test case design document and a table building document of the summary design according to the abstract model.
102: and (5) designing in detail.
First, the data structures and communication formats required for the interface function, the virtual local area network function, and the link layer discovery protocol function in the two layers are designed.
Then, as shown in fig. 3 to 5, the implementation of the three-layer function has three kinds, and the implementation of the three-layer function is selected, that is, one implementation is selected.
The first implementation has the advantage of simplifying the message interaction of the master process, and the commands provided in Zebra can be directly used, which has the disadvantage that the master process is directly affected by the problem of the Zebra module.
The second implementation has the advantage of reducing the maintenance of the layer 3 table in the master process, which has the disadvantage of increasing the message interaction between the master and the bcm process.
The third implementation scheme has the advantages that the modules are independent and do not affect each other, and has the defects that the message interaction between a master control process and a zebra process is increased, and in addition, the master control needs to add a plurality of 3-layer configuration and inquiry commands.
103: and carrying out coding iterative development on each functional module of the system according to the outline design and the detailed design document of the system.
The development work at this stage adopts an iterative mode, and the functions of the two layers and the three layers are divided into three rounds of iterative development: developing basic software of a two-layer exchange function in the first round; the second round develops the functions of the three-layer basic route; and the third wheel performs system joint debugging to perfect the exchange software and the routing function.
In the process of carrying out coding iterative development on each functional module of the system, the test synchronously carries out use case development and test of two-layer exchange and three-layer routing.
104: test analysis is integrated with the system. And performing simulation data testing and correlation testing on all the functional modules of the system, and integrating the functions of all the modules.
And in the stage, data testing and stability testing are carried out on all basic functions of the system, test results are obtained, and finally a test report is formed.
In some illustrative embodiments, the present invention further provides a general platform based on a network chip, where the general platform is built by using the steps 101, 102, 103 and 101.
Those of skill would further appreciate that the various illustrative logical blocks, modules, circuits, and algorithm steps described in connection with the embodiments disclosed herein may be implemented as electronic hardware, computer software, or combinations of both. To clearly illustrate this interchangeability of hardware and software, various illustrative components, blocks, modules, circuits, and steps have been described above generally in terms of their functionality. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the overall system. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present disclosure.
Claims (2)
1. The method for constructing the universal platform based on the network chip is characterized by comprising the following steps of:
performing abstract modeling of the system aiming at the two-layer exchange function and the three-layer interface function, and finally forming a summary design description document;
designing data structures and communication formats required by an interface function, a virtual local area network function and a link layer discovery protocol function in the second layer;
determining an implementation scheme of three-layer functions;
in the process of carrying out coding iterative development on each functional module of the system, testing and synchronously carrying out use case development and testing of two-layer exchange and three-layer routing;
the process for performing system abstract modeling on the two-layer exchange function and the three-layer interface function to finally form the summary design description document comprises the following steps:
abstracting out the functions of the second layer and the third layer of the system;
dividing the functions of the second layer and the third layer of the system into modules;
writing a function description document, a test case design document and a table building document of the summary design according to the abstract model;
further comprises: performing coding iterative development on each functional module of the system; and performing simulation data testing and correlation testing on all the functional modules of the system, and integrating the functions of all the modules.
2. The method for constructing a universal platform based on a network chip according to claim 1, wherein the process of performing the code iterative development on each functional module of the system comprises:
developing basic software of a two-layer exchange function;
developing the functions of the three-layer basic route;
and performing system joint debugging to perfect exchange software and routing functions.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811300818.XA CN109446677B (en) | 2018-11-02 | 2018-11-02 | Universal platform based on network chip and construction method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811300818.XA CN109446677B (en) | 2018-11-02 | 2018-11-02 | Universal platform based on network chip and construction method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
CN109446677A CN109446677A (en) | 2019-03-08 |
CN109446677B true CN109446677B (en) | 2023-07-14 |
Family
ID=65550008
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201811300818.XA Active CN109446677B (en) | 2018-11-02 | 2018-11-02 | Universal platform based on network chip and construction method thereof |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN109446677B (en) |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5903466A (en) * | 1995-12-29 | 1999-05-11 | Synopsys, Inc. | Constraint driven insertion of scan logic for implementing design for test within an integrated circuit design |
JP2000148716A (en) * | 1998-11-16 | 2000-05-30 | Hitachi Ltd | Semiconductor integrated circuit |
US6526562B1 (en) * | 1999-05-10 | 2003-02-25 | Analog Devices, Inc. | Methods for developing an integrated circuit chip design |
WO2006091923A1 (en) * | 2005-02-25 | 2006-08-31 | Ip Infusion, Inc. | Hardware abstraction layer |
US7188158B1 (en) * | 2000-07-15 | 2007-03-06 | Hewlett-Packard Development Company, L.P. | System and method for component-based software development |
CN102662674A (en) * | 2012-04-12 | 2012-09-12 | 铁道第三勘察设计院集团有限公司 | Method for building universal development platform of three-dimensional engineering simulation system |
CN103744965A (en) * | 2014-01-07 | 2014-04-23 | 东信和平科技股份有限公司 | Simple multi-platform intelligent card personalization method |
CN104408653A (en) * | 2014-11-11 | 2015-03-11 | 浪潮软件集团有限公司 | A method for building an all-in-one network billing machine based on an open platform |
US9137116B1 (en) * | 2012-07-12 | 2015-09-15 | Juniper Networks, Inc. | Routing protocol interface for generalized data distribution |
CN105069227A (en) * | 2015-08-03 | 2015-11-18 | 浪潮集团有限公司 | Method for building function verification platform based on WISHBONE bus design |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7016826B2 (en) * | 2000-12-21 | 2006-03-21 | Intel Corporation | Apparatus and method of developing software for a multi-processor chip |
US20070162316A1 (en) * | 2006-01-12 | 2007-07-12 | International Business Machines Corporation | System and method for evaluating a requirements process and project risk-requirements management methodology |
US7646731B2 (en) * | 2006-12-19 | 2010-01-12 | Cisco Technology, Inc. | Route monitoring in a network management system |
CN201037935Y (en) * | 2007-05-31 | 2008-03-19 | 北京威讯紫晶科技有限公司 | Developing and checking device for universal chip |
CN101321163B (en) * | 2008-07-03 | 2010-12-29 | 江苏华丽网络工程有限公司 | Integrated hardware implementing method for multi-layer amalgamation and parallel processing network access equipment |
US8330489B2 (en) * | 2009-04-28 | 2012-12-11 | International Business Machines Corporation | Universal inter-layer interconnect for multi-layer semiconductor stacks |
CN103136078A (en) * | 2011-12-01 | 2013-06-05 | 上海华虹集成电路有限责任公司 | Multi-interface simulation test system based on C model |
CN103368836B (en) * | 2012-04-09 | 2016-12-14 | 中兴通讯股份有限公司 | A kind of digital microwave equipment and network management data method for routing thereof |
CN103440195A (en) * | 2013-07-11 | 2013-12-11 | 盛科网络(苏州)有限公司 | Switch chip verification method and device based on logic chip |
US10230571B2 (en) * | 2014-10-30 | 2019-03-12 | Equinix, Inc. | Microservice-based application development framework |
US9960987B2 (en) * | 2015-09-01 | 2018-05-01 | Dell Products, Lp | System and method for using open source management modules on hardware switch elements |
-
2018
- 2018-11-02 CN CN201811300818.XA patent/CN109446677B/en active Active
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5903466A (en) * | 1995-12-29 | 1999-05-11 | Synopsys, Inc. | Constraint driven insertion of scan logic for implementing design for test within an integrated circuit design |
JP2000148716A (en) * | 1998-11-16 | 2000-05-30 | Hitachi Ltd | Semiconductor integrated circuit |
US6526562B1 (en) * | 1999-05-10 | 2003-02-25 | Analog Devices, Inc. | Methods for developing an integrated circuit chip design |
US7188158B1 (en) * | 2000-07-15 | 2007-03-06 | Hewlett-Packard Development Company, L.P. | System and method for component-based software development |
WO2006091923A1 (en) * | 2005-02-25 | 2006-08-31 | Ip Infusion, Inc. | Hardware abstraction layer |
CN102662674A (en) * | 2012-04-12 | 2012-09-12 | 铁道第三勘察设计院集团有限公司 | Method for building universal development platform of three-dimensional engineering simulation system |
US9137116B1 (en) * | 2012-07-12 | 2015-09-15 | Juniper Networks, Inc. | Routing protocol interface for generalized data distribution |
CN103744965A (en) * | 2014-01-07 | 2014-04-23 | 东信和平科技股份有限公司 | Simple multi-platform intelligent card personalization method |
CN104408653A (en) * | 2014-11-11 | 2015-03-11 | 浪潮软件集团有限公司 | A method for building an all-in-one network billing machine based on an open platform |
CN105069227A (en) * | 2015-08-03 | 2015-11-18 | 浪潮集团有限公司 | Method for building function verification platform based on WISHBONE bus design |
Also Published As
Publication number | Publication date |
---|---|
CN109446677A (en) | 2019-03-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN114500297B (en) | Large-scale network test system based on virtual and real integration | |
CN106326056A (en) | Reusable WISHBONE bus protocol verification platform and verification method thereof | |
US8826302B2 (en) | Methods, systems and computer readable media for establishing a communication link between software simulation models | |
CN114417768B (en) | Digital-analog hybrid simulation method and system of Ethernet chip | |
CN111264048A (en) | Method of defining a Network Service Descriptor (NSD) for a Network Service (NS) and a Network Function Virtualization (NFV) Orchestrator (NFVO) using the NSD | |
CN107678946A (en) | A kind of airborne embedded software test environment construction method based on model | |
CN103023967B (en) | Cloud computing simulation system and method based on simics system simulator | |
CN109039829A (en) | A kind of network card performance testing method, apparatus, terminal and storage medium | |
CN108460199A (en) | CNI modelings | |
Ibn-Khedher et al. | Next-generation edge computing assisted autonomous driving based artificial intelligence algorithms | |
CN112994954B (en) | Network test system, test network construction method and device | |
CN109842534A (en) | A kind of equipment test verification method based on switch type FC artificial card | |
CN115248998A (en) | SoC chip distributed simulation verification platform and method | |
US9684750B1 (en) | Concurrent design process | |
CN104866460B (en) | A kind of fault-tolerant adaptive reconfigurable System and method for based on SoC | |
CN102594685B (en) | Communication method between ECUs (Electronic Control Units) based on message forwarding | |
CN109446677B (en) | Universal platform based on network chip and construction method thereof | |
CN103812905B (en) | An integrated generation system and method for Internet of Things terminal applications | |
CN115756402A (en) | Method and device for generating middlings of industrial software, electronic equipment and storage medium | |
CN102483619A (en) | Emulation of an automation system | |
US10404700B1 (en) | Concurrent design process | |
US9619608B1 (en) | Concurrent design process | |
CN114997380B (en) | Sampler and apparatus for executing graph neural network models | |
CN114296436A (en) | A train control simulation test system and test method | |
US9721052B1 (en) | Concurrent design process |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |