[go: up one dir, main page]

CN108196818B - Headphone identification device - Google Patents

Headphone identification device Download PDF

Info

Publication number
CN108196818B
CN108196818B CN201711489463.9A CN201711489463A CN108196818B CN 108196818 B CN108196818 B CN 108196818B CN 201711489463 A CN201711489463 A CN 201711489463A CN 108196818 B CN108196818 B CN 108196818B
Authority
CN
China
Prior art keywords
voltage
interface
earphone
headphone
plug
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201711489463.9A
Other languages
Chinese (zh)
Other versions
CN108196818A (en
Inventor
侯健达
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zhuhai Jieli Technology Co Ltd
Original Assignee
Zhuhai Jieli Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zhuhai Jieli Technology Co Ltd filed Critical Zhuhai Jieli Technology Co Ltd
Priority to CN201711489463.9A priority Critical patent/CN108196818B/en
Publication of CN108196818A publication Critical patent/CN108196818A/en
Application granted granted Critical
Publication of CN108196818B publication Critical patent/CN108196818B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/16—Sound input; Sound output
    • G06F3/162—Interface to dedicated audio devices, e.g. audio drivers, interface to CODECs

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Audiology, Speech & Language Pathology (AREA)
  • Health & Medical Sciences (AREA)
  • General Health & Medical Sciences (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multimedia (AREA)
  • Headphones And Earphones (AREA)
  • Circuit For Audible Band Transducer (AREA)
  • Stereophonic Arrangements (AREA)

Abstract

本发明涉及一种耳机识别装置，包括主控芯片、第一接口、第二接口、第三接口和第四接口；第一接口、第二接口、第三接口和第四接口设在耳机插孔中，分别接入耳机的一个端口，主控芯片的第一公共电压检测端连接第一接口，主控芯片的第二公共电压检测端连接第二端口，主控芯片的第一耳机插头检测端连接第三接口，主控芯片的第二耳机插头检测端连接第四接口；主控芯片获取第一公共电压检测端的第一电压、第二公共电压检测端的第二电压、第一耳机插头检测端的第三电压、以及第二耳机插头检测端的第四电压，根据第一电压和第二电压识别耳机插入状态，根据第三电压和第四电压识别第三接口或者第四接口是否接入耳机插头，配置所插入耳机的音频输出通道。

Figure 201711489463

The invention relates to an earphone identification device, comprising a main control chip, a first interface, a second interface, a third interface and a fourth interface; the first interface, the second interface, the third interface and the fourth interface are arranged in the earphone jack The first common voltage detection terminal of the main control chip is connected to the first interface, the second common voltage detection terminal of the main control chip is connected to the second port, and the first earphone plug detection terminal of the main control chip is connected. The third interface is connected, and the second earphone plug detection end of the main control chip is connected to the fourth interface; the main control chip obtains the first voltage of the first common voltage detection end, the second voltage of the second common voltage detection end, and the first earphone plug detection end. The third voltage and the fourth voltage at the detection end of the second earphone plug, identify the earphone insertion state according to the first voltage and the second voltage, and identify whether the third interface or the fourth interface is connected to the earphone plug according to the third voltage and the fourth voltage, Configure the audio output channel of the plugged-in headphones.

Figure 201711489463

Description

Earphone recognition device
Technical Field
The invention relates to the technical field of circuits, in particular to an earphone recognition device.
Background
The earphone is an electronic device which is very commonly used in daily life and has various types. Generally, an earphone includes a plurality of ports, such as an earphone plug end (e.g., a left audio channel end and a right audio channel end), a public end, and an electret microphone end, and after the earphone is connected to a corresponding playing device, the plurality of ports of the earphone need to be correspondingly identified, and the audio of the playing device and the voice output of a user can be performed through the earphone after the earphone is configured according to the identification result.
Different types of earphones have different identification modes, the traditional earphone identification technology needs to be realized by depending on specific identification chips (such as QSC6155 and PM8028) corresponding to different types of earphones and corresponding peripheral elements, and the identification structure is complex.
Disclosure of Invention
Therefore, it is necessary to provide an earphone recognition device to solve the technical problem of the complicated structure of the conventional earphone recognition device.
An earphone recognition device is characterized by comprising a main control chip, a first interface, a second interface, a third interface and a fourth interface;
the first interface, the second interface, the third interface and the fourth interface are arranged in an earphone jack and are respectively connected with any one of an earphone plug end, a public end and an electret microphone end, a first public voltage detection end of the main control chip is connected with the first interface, a second public voltage detection end of the main control chip is connected with the second interface, a first earphone plug detection end of the main control chip is connected with the third interface, and a second earphone plug detection end of the main control chip is connected with the fourth interface;
the main control chip respectively acquires a first voltage of a first public voltage detection end, a second voltage of a second public voltage detection end, a third voltage of a first earphone plug detection end and a fourth voltage of a second earphone plug detection end, identifies the insertion state of an earphone according to the first voltage and the second voltage, identifies whether a third interface or a fourth interface is connected with the earphone plug according to the third voltage and the fourth voltage, and configures an audio output channel of the inserted earphone according to the identification result.
The earphone recognition device is characterized in that a first interface, a second interface, a third interface and a fourth interface are arranged in an earphone jack to be respectively connected with any one of an earphone plug end, a public end and an electret microphone end, a first public voltage detection end of a main control chip is connected with the first interface, a second public voltage detection end of the main control chip is connected with the second port, a first earphone plug detection end is connected with the third interface, a second earphone plug detection end of the main control chip is connected with the fourth interface, a first voltage of the first public voltage detection end, a second voltage of the second public voltage detection end, a third voltage of the first earphone plug detection end and a fourth voltage of the second earphone plug detection end are respectively obtained through the main control chip, so that the insertion state of an earphone is recognized according to the first voltage and the second voltage, and whether the third interface or the fourth interface is connected with the earphone plug or not is recognized according to the third voltage and the fourth voltage, and the audio output channel of the inserted earphone is configured according to the identification result, the identification structure of the inserted earphone is effectively simplified, the identification efficiency of the inserted earphone is improved, and the corresponding identification cost is reduced.
In one embodiment, the main control chip respectively sets the output voltages of the first earphone plug detection end and the second earphone plug detection end as set voltage values, starts a pull-down resistor of the first common voltage detection end, and determines that the earphone plug is not inserted into the earphone jack if the first voltage is identified to be equal to the ground voltage; and if the first voltage is identified to be greater than the ground voltage, judging that the earphone plug is inserted into the earphone jack.
This embodiment can carry out accurate discernment to whether earphone plug inserts the earphone jack according to corresponding first voltage through opening the pull-down resistance of first public voltage sense terminal.
In one embodiment, the main control chip respectively sets the output voltages of the first earphone plug detection end and the second earphone plug detection end as set voltage values, starts a pull-down resistor of the second common voltage detection end, and determines that the earphone plug is not inserted into the earphone jack if the second voltage is equal to the ground voltage; and if the second voltage is identified to be greater than the ground voltage, judging that the earphone plug is inserted into the earphone jack.
According to the embodiment, whether the earphone plug is inserted into the earphone jack can be accurately identified according to the corresponding second voltage by starting the pull-down resistor of the second common voltage detection end.
In one embodiment, after the main control chip determines that the earphone plug is inserted into the earphone jack, the main control chip sets an output voltage value of the detection end of the first earphone plug and an output voltage value of the detection end of the second earphone plug respectively, and determines that the third interface is connected to the earphone plug when detecting that the third voltage is equal to the fourth voltage.
The embodiment can accurately identify the earphone plug accessed by the third interface.
As an embodiment, after determining that the third interface is connected to the headphone plug, the main control chip closes the output of the first headphone plug detection end or the second headphone plug detection end, sets the first headphone plug detection end or the second headphone plug detection end as a headphone common end, and configures an audio output channel for the third interface.
In this embodiment, after the third interface is connected to the headphone plug, corresponding headphone configuration may be performed to ensure subsequent normal operation of the headphone.
In one embodiment, after the main control chip determines that the earphone plug is inserted into the earphone jack, the main control chip sets an output voltage value of the detection end of the first earphone plug and an output voltage value of the detection end of the second earphone plug respectively, and determines that the fourth interface is connected to the earphone plug when detecting that the third voltage is not equal to the fourth voltage.
The embodiment can accurately identify the earphone plug accessed by the fourth interface.
As an embodiment, main control chip sets up first electret microphone input and second electret microphone input, first electret microphone input passes through first electric capacity and connects the third interface, second electret microphone input passes through the second electric capacity and connects the fourth interface, the third interface passes through first resistance and connects outside bias power supply circuit, the fourth interface passes through the second resistance and connects bias power supply circuit.
As an embodiment, when detecting that the fourth voltage is equal to the first voltage or the second voltage, the main control chip determines that the earphone plug inserted into the fourth interface is an earphone plug of an OMTP standard; and when the third voltage is detected to be equal to the first voltage or the second voltage, determining that the earphone plug inserted into the fourth interface is the earphone plug of the CTIA standard.
The embodiment can correspondingly identify the type of the earphone plug inserted into the fourth interface.
As an embodiment, if the earphone plug is an earphone plug of an OMTP standard, the main control chip closes the output of the detection end of the first earphone plug, sets the detection end of the earphone plug as an earphone common end, sets the input end of the first electret microphone as an input pin of the electret microphone, accesses the bias power supply circuit to turn on the bias voltage of the electret microphone, and configures an audio output channel for the inserted earphone according to the OMTP standard.
As an embodiment, if the earphone plug is an earphone plug of the CTIA standard, the main control chip closes the output of the detection end of the second earphone plug, sets the detection end of the first earphone plug as an earphone common end, sets the input end of the second electret microphone as an input pin of the electret microphone, accesses the bias power supply circuit to start the bias voltage of the electret microphone, and configures an audio output channel for the inserted earphone according to the CTIA standard.
Drawings
Fig. 1 is a schematic structural diagram of an earphone recognition device according to an embodiment;
FIG. 2 is a schematic structural diagram of an embodiment of an earphone recognition device;
FIG. 3 is a schematic diagram of an embodiment of a DAC _ L or DAC _ R pin configuration;
fig. 4 is a schematic structural diagram of an earphone recognition device according to an embodiment.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the present invention is described in further detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described herein are merely illustrative of the invention and are not intended to limit the invention.
Referring to fig. 1, fig. 1 is a schematic structural diagram of an earphone recognition device according to an embodiment, and the earphone recognition device includes a main control chip 20, a first interface 11, a second interface 12, a third interface 13, and a fourth interface 14;
the first interface 11, the second interface 12, the third interface 13 and the fourth interface 14 are arranged in an earphone jack and respectively connected to any one of an earphone plug end, a common end and an electret microphone end, the first common voltage detection end DAC _ L of the main control chip 20 is connected to the first interface 11, the second common voltage detection end DAC _ R of the main control chip 20 is connected to the second interface 12, the first earphone plug detection end VCMO0 of the main control chip 20 is connected to the third interface 13, and the second earphone plug detection end VCMO1 of the main control chip 20 is connected to the fourth interface 14;
the main control chip 20 respectively obtains the first voltage V of the first common voltage detection terminal DAC _ Lad1A second voltage V of the second common voltage detection terminal DAC _ Rad2The third voltage V of the detection end VCMO0 of the first earphone plugad3And a fourth voltage V of a second earphone plug detection end VCMO1ad4According to said first voltage Vad1And a second voltage Vad2Recognizing the insertion state of the earphone according to the third voltage Vad3And a fourth voltage Vad4Identifying the third interface 13 or the fourth interfaceWhether the port 14 is connected with an earphone plug or not and configures an audio output channel of the inserted earphone according to the recognition result.
The main control chip 20 may be an intelligent chip capable of writing in related detection programs to perform output control of each pin and voltage detection, and may be disposed in a playback device (such as a tablet computer, a mobile phone, and the like) where the earphone jack is located. Specifically, the internal structure of the main control chip 20 may include an analog multiplexer MUX and a port voltage detection circuit ADC as shown in fig. 2, where the main control chip 20 may perform relevant signal identification and output control on each pin terminal (e.g., the first common voltage detection terminal DAC _ L, the second common voltage detection terminal DAC _ R, the first headphone plug detection terminal VCMO0, and the second headphone plug detection terminal VCMO1) through the built-in multiplexer MUX, and perform detection on the voltage corresponding to each pin terminal through the port voltage detection circuit ADC.
In the earphone recognition device provided in this embodiment, the first interface 11, the second interface 12, the third interface 13, and the fourth interface 14 are disposed in the earphone jack to respectively access any one of the earphone plug end, the common end, and the electret microphone end, the first common voltage detection end DAC _ L of the main control chip 20 is connected to the first interface 11, the second common voltage detection end DAC _ R is connected to the second interface 12, the first earphone plug detection end VCMO0 is connected to the third interface 13, the second earphone plug detection end VCMO1 is connected to the fourth interface 14, and the first voltage V of the first common voltage detection end DAC _ L is respectively obtained by the main control chip 20ad1A second voltage V of the second common voltage detection terminal DAC _ Rad2The third voltage V of the detection end VCMO0 of the first earphone plugad3And a fourth voltage V of a second earphone plug detection end VCMO1ad4According to a first voltage Vad1And a second voltage Vad2Recognizing the insertion state of the earphone according to the third voltage Vad3And a fourth voltage Vad4Whether the third interface 13 or the fourth interface 14 is connected with the earphone plug or not is identified, and the audio output channel of the inserted earphone is configured according to the identification result, so that the identification structure of the inserted earphone is effectively simplified, the identification efficiency of the inserted earphone is improved, and the corresponding identification cost is reduced。
In one embodiment, the main control chip respectively sets the output voltages of the first earphone plug detection end and the second earphone plug detection end as set voltage values, starts a pull-down resistor of the first common voltage detection end, and determines that the earphone plug is not inserted into the earphone jack if the first voltage is identified to be equal to the ground voltage; and if the first voltage is identified to be greater than the ground voltage, judging that the earphone plug is inserted into the earphone jack.
The set voltage value can be set according to the model characteristics of the main control chip, and specifically can be set to be greater than the ground voltage VgndIf the output voltage of the first earphone plug detection end and the second earphone plug detection end is VplugThe main control chip detects the first voltage Vad1Equal to the ground voltage, i.e. Vad1＝VgndWhen the earphone plug is plugged into the earphone jack, judging that the earphone plug is not plugged into the earphone jack; upon detection of the first voltage Vad1Greater than ground, i.e. Vad1>VgndIn particular, the first voltage V is detectedad1＝(VplugR3/(Re + R3)), where R3 is the resistance of the pull-down resistor at the first common voltage detecting terminal, and Re is the impedance of the earphone speaker, which can be preset according to the related empirical values.
This embodiment can be through opening the pull-down resistance of first public voltage detection end, whether insert the earphone jack according to the first voltage that detects and carry out accurate discernment.
In one embodiment, the main control chip respectively sets the output voltages of the first earphone plug detection end and the second earphone plug detection end as set voltage values, starts a pull-down resistor of the second common voltage detection end, and determines that the earphone plug is not inserted into the earphone jack if the second voltage is equal to the ground voltage; and if the second voltage is identified to be greater than the ground voltage, judging that the earphone plug is inserted into the earphone jack.
The set voltage value can be set according to the model characteristics of the main control chip, and can be specifically set to be one largeAt ground terminal voltage VgndIf the output voltage of the first earphone plug detection end and the second earphone plug detection end is VplugThe main control chip detects the second voltage Vad2Equal to the ground voltage, i.e. Vad2＝VgndWhen the earphone plug is plugged into the earphone jack, judging that the earphone plug is not plugged into the earphone jack; upon detection of the second voltage Vad2Greater than ground, i.e. Vad2>VgndIn particular by detecting said second voltage Vad2＝(VplugR3/(Re + R3)), where R3 is the resistance of the pull-down resistor at the second common voltage detecting terminal, and Re is the impedance of the earphone speaker, which can be preset according to the related empirical values.
This embodiment can be through opening the pull-down resistance of second public voltage detection end, whether insert the earphone jack according to the second voltage that detects and carry out accurate discernment.
As an embodiment, an internal structural schematic diagram of the main control chip at the first common voltage detection terminal DAC _ L or the second common voltage detection terminal DAC _ R may refer to fig. 3, where a pin port (the first common voltage detection terminal DAC _ L or the second common voltage detection terminal DAC _ R) may be connected to the pull-down resistor R3 through a switch device, and the main control chip may control the on and off of the corresponding pull-down resistor through the switch device; the pin port of the first common voltage detection end DAC _ L or the second common voltage detection end DAC _ R can also be connected with a port voltage detection circuit arranged in the main control chip to detect the voltage of the corresponding port.
In an embodiment, after the main control chip determines that the headphone plug is inserted into the headphone jack, the main control chip sets an output voltage value of the detection end of the first headphone plug and an output voltage value of the detection end of the second headphone plug, respectively, and detects the third voltage Vad3And a fourth voltage Vad4And when the first interface is equal to the second interface, judging that the third interface is connected with the earphone plug.
The output voltage value of the first earphone plug detection end and the output voltage value of the second earphone plug detection end can be correspondingly set according to the model characteristics of the corresponding main control chip respectivelyUnder normal circumstances, the output voltage value of the detection end of the first earphone plug is not equal to the output voltage value of the detection end of the second earphone plug; if the output voltage value of the first earphone plug detection end is Vdet0The output voltage value of the detection end of the second earphone plug is Vdet1Then V isdet0≠Vdet1。
In the embodiment, the headset plug accessed by the third interface can be accurately identified by detecting the voltages corresponding to the first headset plug detection end and the second headset plug detection end, so that the corresponding identification process is simplified.
As an embodiment, after determining that the third interface is connected to the headphone plug, the main control chip closes the output of the first headphone plug detection end VCMO0 or the second headphone plug detection end VCMO1, sets the first headphone plug detection end VCMO0 or the second headphone plug detection end VCMO1 as a headphone common end, and configures an audio output channel for the third interface.
The main control chip can also adjust the audio parameters of the equipment in which the earphone is inserted (namely the playing equipment in which the earphone jack is located) so as to match the use of the inserted earphone and improve the use effect of the earphone.
In this embodiment, the port voltage detection circuit built in the main control chip detects Vad3＝Vad4When the earphone is connected with the 3-pin earphone type device (the earphone with the earphone plug connected through the third interface), the main control chip closes the output of the VCMO1 or the VCMO0, the VCMO0 or the VCMO1 is set as the earphone public end, and an audio output channel is configured for the 3-pin earphone type device (the earphone with the earphone plug connected through the third interface), so that the accuracy of earphone configuration is guaranteed.
In one embodiment, after the main control chip determines that the headphone plug is inserted into the headphone jack, the main control chip sets an output voltage value of a detection end of the first headphone plug and an output voltage value of a detection end of the second headphone plug respectively, and when the third voltage V is detectedad3And a fourth voltage Vad4And when the difference is not equal, the fourth interface is judged to be connected with the earphone plug.
The output voltage value of the first earphone plug detection end and the output voltage value of the second earphone plug detection end can be correspondingly set according to the model characteristics of the corresponding main control chip, and generallyUnder the condition, the output voltage value of the detection end of the first earphone plug is not equal to the output voltage value of the detection end of the second earphone plug; if the output voltage value of the first earphone plug detection end is Vdet0The output voltage value of the detection end of the second earphone plug is Vdet1Then V isdet0≠Vdet1。
The fourth interface can be connected with various types of earphone plugs, such as CTIA standard earphone plug or OMTP standard earphone plug. In particular, in Vad3 ≠ Vad4, and Vad1(or V)ad2)＝Vad3When the earphone plug connected with the fourth interface belongs to the CTIA standard, the main control chip can configure an audio output channel for the inserted earphone equipment according to the CTIA standard; at Vad3≠Vad4And V isad1(or V)ad2)＝Vad4And when the earphone plug accessed by the fourth interface belongs to the OMTP standard, the main control chip can configure an audio output channel for the inserted earphone equipment according to the OMTP standard. The main control chip can identify the type of the earphone plug accessed by the fourth interface, and adjust the audio parameters according to the identified type so as to be matched with the earphone of the type to be used on corresponding playing equipment, thereby realizing the self-adaptive identification and configuration of the playing equipment on the inserted earphone.
In the embodiment, the headset plug accessed by the fourth interface can be accurately identified by detecting the voltage corresponding to the first headset plug detection end and the second headset plug detection end, so that the corresponding identification process is simplified.
As an embodiment, referring to fig. 4, the main control chip 20 may further include a first electret microphone input terminal MIC0 and a second electret microphone input terminal MIC1, where the first electret microphone input terminal MIC0 is connected to the third interface 13 through a first capacitor 31, the second electret microphone input terminal MIC1 is connected to the fourth interface 14 through a second capacitor 32, the third interface 13 is connected to an external bias power supply circuit through a first resistor 33, and the fourth interface 14 is connected to the bias power supply circuit through a second resistor 34.
The first resistor 33 and the second resistor 34 are bias resistors, respectively, and the first capacitor 31 and the second capacitor 32 are dc blocking capacitors, respectively.
In this embodiment, the main control chip 20 may further perform setting of a first electret microphone input terminal MIC0 and a second electret microphone input terminal MIC1, as shown in fig. 4, the first electret microphone input terminal MIC0 may be sequentially connected to an external bias power supply circuit through a first capacitor 31 and a first resistor 33, and the second electret microphone input terminal MIC1 may be sequentially connected to the external bias power supply circuit through a second capacitor 32 and a second resistor 34, so that the main control chip starts the bias voltage of the electret microphone through the first electret microphone input terminal MIC0 or the second electret microphone input terminal MIC1, and configures the electret microphone of the inserted earphone.
As an embodiment, the main control chip detects the fourth voltage Vad4Is equal to the first voltage Vad1Or a second voltage Vad2When the earphone plug inserted into the fourth interface is judged to be the earphone plug of the OMTP standard; upon detecting that the third voltage Vad3 is equal to the first voltage Vad1Or a second voltage Vad2And judging that the earphone plug inserted into the fourth interface is the earphone plug of CTIA standard.
As an embodiment, if the earphone plug is an earphone plug of an OMTP standard, the main control chip closes the output of the first earphone plug detection end VCMO0, sets the earphone plug detection end VCMO1 as an earphone common end, sets the first electret microphone input end MIC0 as an input pin of the electret microphone, accesses the bias power supply circuit to start the bias voltage of the electret microphone, and configures an audio output channel for the inserted earphone according to the OMTP standard.
The main control chip can also adjust the audio parameters of the playing device into which the earphone is inserted according to the OMTP standard so as to match the use of the earphone on the playing device, thereby realizing the self-adaptive identification and configuration of the playing device on the inserted earphone.
In this embodiment, the main control chip detects Vad3≠Vad4And V isad1(or V)ad2)＝Vad4When the microphone is turned off, the output of the VCMO0 can be turned off, VCMO1 can be set as the earphone common terminal, MIC0 can be set as the input pin of the electret microphone, and the switch can be turned onStarting the bias voltage of the electret microphone, configuring an audio output channel for the inserted earphone equipment according to the OMTP standard, and adjusting the audio parameters of the playing equipment in which the earphone is inserted so as to ensure the accuracy in the setting and configuration process of the earphone.
As an embodiment, if the earphone plug is an earphone plug of the CTIA standard, the main control chip closes the output of the second earphone plug detection end VCMO1, sets the first earphone plug detection end VCMO0 as an earphone common end, sets the second electret microphone input end MIC1 as an input pin of the electret microphone, accesses the bias power supply circuit to start the bias voltage of the electret microphone, and configures an audio output channel for the inserted earphone according to the CTIA standard.
The main control chip can also adjust the audio parameters of the playing device into which the earphone is inserted according to the CTIA standard so as to realize the self-adaptive identification and configuration of the playing device to the inserted earphone by matching the use of the earphone on the playing device.
In this embodiment, the main control chip detects Vad3≠Vad4And V isad1(or V)ad2)＝Vad3When the earphone is plugged in, the output of VCMO1 is closed, VCMO0 is set as an earphone public end, MIC1 is set as an input pin of an electret microphone, the bias voltage of the electret microphone is started, an audio output channel is configured for the plugged earphone equipment according to the CTIA standard, the audio parameters of the playing equipment plugged in by the earphone are adjusted, and the accuracy of corresponding earphone configuration can be ensured.
The technical features of the embodiments described above may be arbitrarily combined, and for the sake of brevity, all possible combinations of the technical features in the embodiments described above are not described, but should be considered as being within the scope of the present specification as long as there is no contradiction between the combinations of the technical features.
The above-mentioned embodiments only express several embodiments of the present invention, and the description thereof is more specific and detailed, but not construed as limiting the scope of the invention. It should be noted that, for a person skilled in the art, several variations and modifications can be made without departing from the inventive concept, which falls within the scope of the present invention. Therefore, the protection scope of the present patent shall be subject to the appended claims.

Claims (8)

1.一种耳机识别装置，其特征在于，包括主控芯片、第一接口、第二接口、第三接口和第四接口；1. An earphone identification device, characterized in that, comprising a main control chip, a first interface, a second interface, a third interface and a fourth interface; 所述第一接口、第二接口、第三接口和第四接口设置在耳机插孔中，分别接入耳机插头端、公共端和驻极体麦端中的任意一个端口，所述主控芯片的第一公共电压检测端连接第一接口，主控芯片的第二公共电压检测端连接第二端口，主控芯片的第一耳机插头检测端连接第三接口，主控芯片的第二耳机插头检测端连接第四接口；The first interface, the second interface, the third interface and the fourth interface are arranged in the headphone jack, and are respectively connected to any one port of the headphone plug end, the common end and the electret microphone end, and the main control chip The first common voltage detection end of the main control chip is connected to the first interface, the second common voltage detection end of the main control chip is connected to the second port, the first earphone plug detection end of the main control chip is connected to the third interface, and the second earphone plug of the main control chip is connected to the third interface. The detection end is connected to the fourth interface; 所述主控芯片分别获取第一公共电压检测端的第一电压、第二公共电压检测端的第二电压、第一耳机插头检测端的第三电压、以及第二耳机插头检测端的第四电压，根据所述第一电压和第二电压识别耳机的插入状态，根据所述第三电压和第四电压识别第三接口或者第四接口是否接入耳机插头，并根据识别结果配置所插入耳机的音频输出通道；The main control chip obtains the first voltage of the first common voltage detection terminal, the second voltage of the second common voltage detection terminal, the third voltage of the first earphone plug detection terminal, and the fourth voltage of the second earphone plug detection terminal. The first voltage and the second voltage identify the insertion state of the earphone, identify whether the third interface or the fourth interface is connected to the earphone plug according to the third voltage and the fourth voltage, and configure the audio output channel of the inserted earphone according to the identification result ; 所述主控芯片分别将第一耳机插头检测端和第二耳机插头检测端的输出电压均设置为设定电压值，开启第一公共电压检测端的下拉电阻，若识别到所述第一电压等于地端电压，则判定耳机插头未插入耳机插孔；若识别到所述第一电压大于地端电压，则判定耳机插头插入耳机插孔；The main control chip respectively sets the output voltages of the first headphone plug detection terminal and the second headphone plug detection terminal to the set voltage value, and turns on the pull-down resistor of the first common voltage detection terminal. If it is recognized that the first voltage is equal to the ground terminal voltage, it is determined that the headphone plug is not inserted into the headphone jack; if it is identified that the first voltage is greater than the ground terminal voltage, it is determined that the headphone plug is inserted into the headphone jack; 所述主控芯片判定耳机插头插入耳机插孔后，分别设置第一耳机插头检测端的输出电压值和第二耳机插头检测端的输出电压值，在检测到所述第三电压与第四电压相等时，判定第三接口接入耳机插头。After the main control chip determines that the headphone plug is inserted into the headphone jack, the output voltage value of the first headphone plug detection terminal and the output voltage value of the second headphone plug detection terminal are respectively set, and when it is detected that the third voltage is equal to the fourth voltage , it is determined that the third interface is connected to the headphone plug. 2.一种耳机识别装置，其特征在于，包括主控芯片、第一接口、第二接口、第三接口和第四接口；2. An earphone identification device, comprising a main control chip, a first interface, a second interface, a third interface and a fourth interface; 所述第一接口、第二接口、第三接口和第四接口设置在耳机插孔中，分别接入耳机插头端、公共端和驻极体麦端中的任意一个端口，所述主控芯片的第一公共电压检测端连接第一接口，主控芯片的第二公共电压检测端连接第二端口，主控芯片的第一耳机插头检测端连接第三接口，主控芯片的第二耳机插头检测端连接第四接口；The first interface, the second interface, the third interface and the fourth interface are arranged in the headphone jack, and are respectively connected to any one port of the headphone plug end, the common end and the electret microphone end, and the main control chip The first common voltage detection end of the main control chip is connected to the first interface, the second common voltage detection end of the main control chip is connected to the second port, the first earphone plug detection end of the main control chip is connected to the third interface, and the second earphone plug of the main control chip is connected to the third interface. The detection end is connected to the fourth interface; 所述主控芯片分别获取第一公共电压检测端的第一电压、第二公共电压检测端的第二电压、第一耳机插头检测端的第三电压、以及第二耳机插头检测端的第四电压，根据所述第一电压和第二电压识别耳机的插入状态，根据所述第三电压和第四电压识别第三接口或者第四接口是否接入耳机插头，并根据识别结果配置所插入耳机的音频输出通道；The main control chip obtains the first voltage of the first common voltage detection terminal, the second voltage of the second common voltage detection terminal, the third voltage of the first earphone plug detection terminal, and the fourth voltage of the second earphone plug detection terminal. The first voltage and the second voltage identify the insertion state of the earphone, identify whether the third interface or the fourth interface is connected to the earphone plug according to the third voltage and the fourth voltage, and configure the audio output channel of the inserted earphone according to the identification result ; 所述主控芯片分别将第一耳机插头检测端和第二耳机插头检测端的输出电压均设置为设定电压值，开启第二公共电压检测端的下拉电阻，若识别到所述第二电压等于地端电压，则判定耳机插头未插入耳机插孔；若识别到所述第二电压大于地端电压，则判定耳机插头插入耳机插孔；The main control chip respectively sets the output voltages of the first headphone plug detection terminal and the second headphone plug detection terminal to the set voltage value, and turns on the pull-down resistor of the second common voltage detection terminal. If it is recognized that the second voltage is equal to the ground terminal voltage, it is determined that the headphone plug is not inserted into the headphone jack; if it is identified that the second voltage is greater than the ground terminal voltage, it is determined that the headphone plug is inserted into the headphone jack; 所述主控芯片判定耳机插头插入耳机插孔后，分别设置第一耳机插头检测端的输出电压值和第二耳机插头检测端的输出电压值，在检测到所述第三电压与第四电压相等时，判定第三接口接入耳机插头。After the main control chip determines that the headphone plug is inserted into the headphone jack, the output voltage value of the first headphone plug detection terminal and the output voltage value of the second headphone plug detection terminal are respectively set, and when it is detected that the third voltage is equal to the fourth voltage , it is determined that the third interface is connected to the headphone plug. 3.根据权利要求1或2所述的耳机识别装置，其特征在于，所述主控芯片判定第三接口接入耳机插头后，关闭第一耳机插头检测端或者第二耳机插头检测端的输出，将所述第一耳机插头检测端或者第二耳机插头检测端设置为耳机公共端，并为第三接口配置音频输出通道。3. The headphone identification device according to claim 1 or 2, wherein after the main control chip determines that the third interface is connected to the headphone plug, it closes the output of the first headphone plug detection end or the second headphone plug detection end, The first earphone plug detection end or the second earphone plug detection end is set as the earphone common end, and an audio output channel is configured for the third interface. 4.根据权利要求1或2所述的耳机识别装置，其特征在于，所述主控芯片判定耳机插头插入耳机插孔后，分别设置第一耳机插头检测端的输出电压值和第二耳机插头检测端的输出电压值，在检测到所述第三电压与第四电压不相等时，判定第四接口接入耳机插头。4. The headphone identification device according to claim 1 or 2, wherein after the main control chip determines that the headphone plug is inserted into the headphone jack, the output voltage value of the first headphone plug detection end and the second headphone plug detection are respectively set. When it is detected that the third voltage is not equal to the fourth voltage, it is determined that the fourth interface is connected to the earphone plug. 5.根据权利要求4所述的耳机识别装置，其特征在于，所述主控芯片设置第一驻极体麦输入端和第二驻极体麦输入端，所述第一驻极体麦输入端通过第一电容连接第三接口，所述第二驻极体麦输入端通过第二电容连接第四接口，所述第三接口通过第一电阻连接外部的偏置电源电路，所述第四接口通过第二电阻连接所述偏置电源电路。5. The earphone identification device according to claim 4, wherein the main control chip is provided with a first electret microphone input terminal and a second electret microphone input terminal, and the first electret microphone input terminal The terminal is connected to the third interface through the first capacitor, the input terminal of the second electret microphone is connected to the fourth interface through the second capacitor, and the third interface is connected to the external bias power circuit through the first resistor. The interface is connected to the bias power circuit through a second resistor. 6.根据权利要求5所述的耳机识别装置，其特征在于，所述主控芯片在检测到所述第四电压等于第一电压或者第二电压时，判定插入第四接口的耳机插头为OMTP标准的耳机插头；在检测到所述第三电压等于第一电压或者第二电压时，判定插入第四接口的耳机插头为CTIA标准的耳机插头。6. The earphone identification device according to claim 5, wherein the main control chip determines that the earphone plug inserted into the fourth interface is OMTP when detecting that the fourth voltage is equal to the first voltage or the second voltage Standard headphone plug; when it is detected that the third voltage is equal to the first voltage or the second voltage, it is determined that the headphone plug inserted into the fourth interface is a CTIA standard headphone plug. 7.根据权利要求6所述的耳机识别装置，其特征在于，若所述耳机插头为OMTP标准的耳机插头，所述主控芯片关闭第一耳机插头检测端的输出，将耳机插头检测端设置为耳机公共端，将第一驻极体麦输入端设置为驻极体麦克风的输入引脚，接入所述偏置电源电路开启驻极体麦克风的偏置电压，并按照OMTP标准为插入的耳机配置音频输出通道。7. headphone identification device according to claim 6, is characterized in that, if described headphone plug is the headphone plug of OMTP standard, described main control chip closes the output of the first headphone plug detection end, the headphone plug detection end is set to Headphone common terminal, set the first electret microphone input terminal as the input pin of the electret microphone, connect to the bias power circuit to turn on the bias voltage of the electret microphone, and use the inserted earphone according to the OMTP standard Configure the audio output channel. 8.根据权利要求6所述的耳机识别装置，其特征在于，若所述耳机插头为CTIA标准的耳机插头，所述主控芯片关闭第二耳机插头检测端的输出，将第一耳机插头检测端设置为耳机公共端，将第二驻极体麦输入端设置为驻极体麦克风的输入引脚，接入所述偏置电源电路开启驻极体麦克风的偏置电压，并按照CTIA标准为插入的耳机配置音频输出通道。8. The headphone identification device according to claim 6, wherein if the headphone plug is a CTIA standard headphone plug, the main control chip closes the output of the second headphone plug detection terminal, and the first headphone plug detection terminal Set as the earphone common terminal, set the second electret microphone input terminal as the input pin of the electret microphone, connect to the bias power circuit to turn on the bias voltage of the electret microphone, and insert it according to the CTIA standard. The headset configures the audio output channel.
CN201711489463.9A 2017-12-30 2017-12-30 Headphone identification device Active CN108196818B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201711489463.9A CN108196818B (en) 2017-12-30 2017-12-30 Headphone identification device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201711489463.9A CN108196818B (en) 2017-12-30 2017-12-30 Headphone identification device

Publications (2)

Publication Number Publication Date
CN108196818A CN108196818A (en) 2018-06-22
CN108196818B true CN108196818B (en) 2021-03-19

Family

ID=62587421

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201711489463.9A Active CN108196818B (en) 2017-12-30 2017-12-30 Headphone identification device

Country Status (1)

Country Link
CN (1) CN108196818B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109638911B (en) * 2018-12-14 2020-08-25 珠海市杰理科技股份有限公司 Charging communication circuit, system and method, intelligent terminal and accessory thereof
CN110430503A (en) * 2019-08-06 2019-11-08 合肥联宝信息技术有限公司 A kind of audio socket

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101917659A (en) * 2010-07-23 2010-12-15 惠州Tcl移动通信有限公司 Detection device, method and mobile terminal of earphone circuit
CN102404665B (en) * 2010-09-07 2016-12-07 中兴通讯股份有限公司 Earphone interface self-adaptation circuit
KR101937839B1 (en) * 2012-08-29 2019-04-10 삼성전자 주식회사 Ear-phone Connecting Interface and Portable Device including the same, and Operating Method thereof
CN104683915B (en) * 2013-11-28 2018-10-16 展讯通信（上海）有限公司 Electronic equipment and earphone detection circuit, method and apparatus
CN103945317B (en) * 2014-04-25 2018-09-18 矽力杰半导体技术(杭州)有限公司 Detection method and detection circuit for test earphone joint categories
CN105101001B (en) * 2015-09-18 2018-03-16 青岛海信移动通信技术股份有限公司 Earphone recognition apparatus and terminal device

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
An Integrated 1.2V-to-6V CMOS Charge-Pump for Electret Earphone;Chun-Yen Tseng etal.;《2007 IEEE Symposium on VLSI Circuits》;20071031;第102-103页 *
利用低功耗比较器自动检测音频附件;Arpit Mehta Maxim 公司;《设计应用》;20090531;第52-54页 *

Also Published As

Publication number Publication date
CN108196818A (en) 2018-06-22

Similar Documents

Publication Publication Date Title
CN102404665B (en) Earphone interface self-adaptation circuit
US9319768B2 (en) Multi-standard headset support with integrated ground switching
TWI577143B (en) Detection and global mobile communication system noise filtering
US9100757B2 (en) Headset impedance detection
US9103866B2 (en) Device plug detection apparatus and method
JP5161153B2 (en) Audio device recognition apparatus and portable computer
CN103188594B (en) A kind of earphone detection circuit and its detection method
CN104620567A (en) System and method for detecting ground and microphone input contacts in an audio plug
CN101179871A (en) Headphones and audio playback devices
US20200309865A1 (en) Socket monitoring
EP2501114B1 (en) Electronic device and audio accessory having a plurality of passive switches for controlling the audio device
TW201414114A (en) Earphone connection interface, terminal including the same, and method of operating the terminal
CN104584584A (en) Headset type detection and configuration technology
WO2017161746A1 (en) User equipment
CN103118191A (en) Using control method and mobile terminal for iPhone wire control earphone
CN106465005A (en) Earphone type identification method, apparatus and terminal device
US20120237044A1 (en) Electronic Device and Audio Accessory Having a Plurality of Passive Switches for Controlling the Audio Device
CN201750528U (en) Audio processing device
CN108196818B (en) Headphone identification device
CN105120390B (en) Headphone socket, headphone plug and electronic device
CN107005762A (en) Audio connector recognition methods and portable electric appts
CN105142072B (en) A kind of audio devices and audio frequency playing method of external player
CN103414984A (en) System for eliminating explosion sound of earphones
CN204968070U (en) Earphone socket, Headphone plug and electronic equipment
CN105611460A (en) Headset circuit and intelligent mobile terminal

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CP02 Change in the address of a patent holder
CP02 Change in the address of a patent holder

Address after: 519000 No. 333, Kexing Road, Xiangzhou District, Zhuhai City, Guangdong Province

Patentee after: ZHUHAI JIELI TECHNOLOGY Co.,Ltd.

Address before: Floor 1-107, building 904, ShiJiHua Road, Zhuhai City, Guangdong Province

Patentee before: ZHUHAI JIELI TECHNOLOGY Co.,Ltd.