[go: up one dir, main page]

CN108011005B - Semiconductor light emitting device and method for manufacturing the same - Google Patents

Semiconductor light emitting device and method for manufacturing the same Download PDF

Info

Publication number
CN108011005B
CN108011005B CN201711107833.8A CN201711107833A CN108011005B CN 108011005 B CN108011005 B CN 108011005B CN 201711107833 A CN201711107833 A CN 201711107833A CN 108011005 B CN108011005 B CN 108011005B
Authority
CN
China
Prior art keywords
semiconductor light
emitting chip
substrate
electrode pad
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201711107833.8A
Other languages
Chinese (zh)
Other versions
CN108011005A (en
Inventor
李刚
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Dadao Semiconductor Co ltd
Original Assignee
Shenzhen Dadao Semiconductor Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Dadao Semiconductor Co ltd filed Critical Shenzhen Dadao Semiconductor Co ltd
Priority to CN201711107833.8A priority Critical patent/CN108011005B/en
Publication of CN108011005A publication Critical patent/CN108011005A/en
Application granted granted Critical
Publication of CN108011005B publication Critical patent/CN108011005B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80Constructional details
    • H10H20/85Packages
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/01Manufacture or treatment
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80Constructional details
    • H10H20/85Packages
    • H10H20/851Wavelength conversion means
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80Constructional details
    • H10H20/85Packages
    • H10H20/855Optical field-shaping means, e.g. lenses
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80Constructional details
    • H10H20/85Packages
    • H10H20/857Interconnections, e.g. lead-frames, bond wires or solder balls

Landscapes

  • Led Device Packages (AREA)

Abstract

本发明公开了一种半导体发光器件及其制造方法,半导体发光器件包括基板、设置在基板上的至少一正极焊盘和至少一负极焊盘、设置在基板上的至少一半导体发光芯片、设置在基板上并包裹半导体发光芯片的荧光粉层、以及设置在荧光粉层内侧的绝缘层;半导体发光芯片的正极和负极分别与正极焊盘和负极焊盘电连接;绝缘层位于荧光粉层内表面的部分或全部与基板表面的部分或全部之间;和/或,位于荧光粉层内表面的部分或全部与半导体发光芯片侧面的部分或全部之间。本发明的半导体发光器件,通过设置结构层对半导体发光芯片侧面的遮挡,防止半导体发光芯片侧面出光,增强半导体发光芯片的正面出光,适用于制备中心光强要求高、发光角度要求小的照明灯具。

The present invention discloses a semiconductor light-emitting device and a manufacturing method thereof. The semiconductor light-emitting device comprises a substrate, at least one positive electrode pad and at least one negative electrode pad arranged on the substrate, at least one semiconductor light-emitting chip arranged on the substrate, a phosphor layer arranged on the substrate and wrapping the semiconductor light-emitting chip, and an insulating layer arranged on the inner side of the phosphor layer; the positive electrode and the negative electrode of the semiconductor light-emitting chip are electrically connected to the positive electrode pad and the negative electrode pad respectively; the insulating layer is located between part or all of the inner surface of the phosphor layer and part or all of the substrate surface; and/or, between part or all of the inner surface of the phosphor layer and part or all of the side surface of the semiconductor light-emitting chip. The semiconductor light-emitting device of the present invention prevents the semiconductor light-emitting chip from emitting light from the side and enhances the front light emission of the semiconductor light-emitting chip by setting a structural layer to block the side surface of the semiconductor light-emitting chip, and is suitable for preparing lighting fixtures with high central light intensity requirements and small light emission angle requirements.

Description

Semiconductor light emitting device and method of manufacturing the same
Technical Field
The present invention relates to the field of semiconductor light emitting devices, and more particularly, to a semiconductor light emitting device and a method for manufacturing the same.
Background
With the increase of luminous efficiency and the decrease of manufacturing cost, semiconductor luminous sources have been widely used in the fields of backlight, display, illumination, and the like. The semiconductor luminous light source comprises a plurality of types such as LEDs, COB, modules, lamp panels, lamp bars and the like. In the near future, semiconductor light emitting sources are likely to replace conventional light sources as the main light sources for general illumination.
The structure of a common semiconductor light-emitting source (semiconductor light-emitting device) is shown in fig. 1, which comprises a substrate 1, a fluorescent powder layer 2 arranged on the substrate, a semiconductor light-emitting chip 3, a chip positive electrode 4a, a chip negative electrode 4b, a positive electrode bonding pad 5a, a negative electrode bonding pad 5b, a positive electrode bonding pad 6a, a negative electrode bonding pad 6b and a heat conducting bonding pad 7, wherein the fluorescent powder layer 2 covers the semiconductor light-emitting chip 3 on the substrate 1, the chip positive electrode 4a is electrically connected with the positive electrode bonding pad 5a, the chip negative electrode 4b is electrically connected with the negative electrode bonding pad 5b, and the positive electrode bonding pad 6a and the negative electrode bonding pad 6b are respectively connected with the positive electrode bonding pad 5a and the negative electrode bonding pad 5b.
As can be seen from the conventional semiconductor light-emitting source structure shown in FIG. 1, the semiconductor light-emitting chip 3 has a certain thickness (100-150 μm), and after the phosphor layer 2 is wrapped, the light-emitting surface of the semiconductor light-emitting chip not only includes a front surface but also includes a side surface, the light-emitting quantity of the side surface can account for 10-30% of the total light-emitting quantity, and the light-emitting angle is greater than 150 degrees. For applications requiring central illumination and small light angles, side light emission not only affects the amount of front light emission, but also becomes stray light, which affects the light shape or glare of the illuminated surface seriously.
In semiconductor light emitting sources, silica gel is generally used as a base material for a phosphor layer. Because silica gel has certain air permeability, aqueous vapor, sulfide, halide and the like in the environment can enter the surface of the semiconductor light-emitting chip, the surface of the substrate and the welding position of the semiconductor light-emitting chip and the substrate through the silica gel-based fluorescent powder layer, and the surface vulcanization and the halogenation can be caused, so that serious light attenuation and even failure are generated.
Therefore, the problems of light intensity and small light emitting angle of the front surface of the semiconductor light emitting device cannot be solved due to the intrinsic defects and shortcomings of the semiconductor light emitting light source structure, and the prepared semiconductor light emitting device has the problems of short service life, rapid attenuation, poor reliability and the like particularly when being used in a severe environment.
Disclosure of Invention
The invention aims to provide a semiconductor light-emitting device which realizes a small light-emitting angle and enhances central light intensity and a manufacturing method thereof.
The invention provides a semiconductor light-emitting device, which comprises a substrate, at least one positive electrode bonding pad and at least one negative electrode bonding pad which are arranged on the substrate, at least one semiconductor light-emitting chip which is arranged on the substrate, a fluorescent powder layer which is arranged on the substrate and wraps the semiconductor light-emitting chip, and an insulating layer which is arranged on the inner side of the fluorescent powder layer, wherein the positive electrode and the negative electrode of the semiconductor light-emitting chip are respectively electrically connected with the positive electrode bonding pad and the negative electrode bonding pad;
The insulating layer is positioned between part or all of the inner surface of the fluorescent powder layer and part or all of the surface of the substrate, and/or the insulating layer is positioned between part or all of the inner surface of the fluorescent powder layer and part or all of the side surface of the semiconductor light-emitting chip.
Preferably, the height of the insulating layer gradually decreases from one end adjacent to the side of the semiconductor light emitting chip to the other end distant from the side of the semiconductor light emitting chip.
Preferably, the material of the insulating layer comprises one or more of silica gel, resin, glass glaze, liquid glass, ink and paint.
Preferably, the material of the insulating layer is further doped with inorganic powder, wherein the inorganic powder comprises one or more of glass powder, ceramic powder, metal powder, alloy powder, oxide powder and nitride powder with micron, submicron and nanometer particle sizes.
Preferably, the material of the fluorescent powder layer comprises one or more of silica gel, resin, glass glaze, ink and paint, and is doped with one or more fluorescent powder.
Preferably, the semiconductor light-emitting device further comprises at least one shading layer arranged on the fluorescent powder layer, wherein at least one opening is formed in the shading layer, and part of the fluorescent powder layer is exposed.
Preferably, the material of the light shielding layer includes one or more of aluminum and its alloys, gold and its alloys, silver and its alloys, nickel and its alloys, titanium and its alloys, glass glaze, ink, liquid glass, paint, titanium oxide, zinc oxide, silicon oxide, aluminum nitride, silicon nitride, and aluminum oxide.
Preferably, the material of the light shielding layer comprises one or more of silica gel, resin, liquid glass, glass glaze, ink and paint, and is doped with inorganic powder, wherein the inorganic powder comprises one or more of glass powder, ceramic powder, metal powder, alloy powder, oxide powder and nitride powder with micrometer, submicron and nanometer particle sizes.
The invention also provides a manufacturing method of the semiconductor light-emitting device, which comprises the following steps:
s1, preparing an anode bonding pad and a cathode bonding pad on a substrate;
S2, fixing a semiconductor light-emitting chip on the surface of the substrate, and electrically connecting an anode and a cathode of the semiconductor light-emitting chip with the anode bonding pad and the cathode bonding pad respectively;
s3, setting insulating material liquid on part or all of the surface of the substrate and/or part or all of the side surface of the semiconductor light-emitting chip to form an insulating layer;
S4, setting fluorescent material liquid on part or all of the exposed surface and the exposed side surface of the semiconductor light-emitting chip and part or all of the surface of the insulating layer to form a fluorescent powder layer wrapping the semiconductor light-emitting chip;
The insulating layer is positioned between part or all of the surface of the substrate and part or all of the inner surface of the fluorescent powder layer, and/or between part or all of the side surface of the semiconductor light emitting chip and part or all of the inner surface of the fluorescent powder layer.
Preferably, in the step S3, the insulating layer is formed by one or more modes of spraying, dispensing, spin coating and printing of the insulating liquid, wherein the insulating liquid is insulating glue or insulating slurry;
In step S4, the fluorescent powder layer is formed by one or more modes of spraying, mould pressing, film pressing, dispensing, evaporating and printing of the fluorescent liquid, and the fluorescent liquid is fluorescent glue solution or fluorescent slurry.
Preferably, the manufacturing method further comprises the steps of:
s5, reserving an opening position on the fluorescent powder layer, and arranging a shading layer on the surface of the fluorescent powder layer outside the opening position, wherein the opening position forms an opening of the shading layer, and part of the fluorescent powder layer is exposed.
The semiconductor light-emitting device has the beneficial effects that the structure is simple, the side surface of the semiconductor light-emitting chip is prevented from emitting light by shielding the side surface of the semiconductor light-emitting chip by arranging the structural layer, the yellow circle is avoided, the front surface of the semiconductor light-emitting chip is enhanced, and the semiconductor light-emitting device has the advantages of small light-emitting angle, concentrated light-emitting surface, strong attenuation resistance and the like, and is suitable for preparing a lighting bulb or a lighting lamp with high requirement on central light intensity and small light-emitting angle.
The manufacturing method of the semiconductor light-emitting device has the advantages of short flow, simple process and low manufacturing cost, and is suitable for large-scale industrialized production.
Drawings
The invention will be further described with reference to the accompanying drawings and examples, in which:
FIG. 1 is a schematic diagram of a prior art semiconductor light source;
fig. 2 is a schematic structural view of a semiconductor light emitting device of a first embodiment of the present invention;
fig. 3 is a schematic structural view of a semiconductor light emitting device according to a second embodiment of the present invention;
fig. 4 is a schematic structural view of a semiconductor light emitting device according to a third embodiment of the present invention;
Fig. 5 is a schematic structural view of a semiconductor light emitting device according to a fourth embodiment of the present invention.
Detailed Description
For a clearer understanding of technical features, objects and effects of the present invention, a detailed description of embodiments of the present invention will be made with reference to the accompanying drawings.
As shown in fig. 2, the semiconductor light emitting device of the first embodiment of the present invention includes a substrate 10, at least one positive electrode pad 21 and at least one negative electrode pad 22 provided on the substrate 10, at least one semiconductor light emitting chip 30 provided on the substrate 10, a phosphor layer 40 provided on the substrate 10 and surrounding the semiconductor light emitting chip 30, and an insulating layer 50 provided inside the phosphor layer 40 (toward the sides of the substrate 10 and the semiconductor light emitting chip 30), and the positive electrode 31 and the negative electrode 32 of the semiconductor light emitting chip 30 are electrically connected to the positive electrode pad 21 and the negative electrode pad 22, respectively. The insulating layer 50 is located between a part or all of the inner surface of the phosphor layer 40 and a part or all of the surface of the substrate 10, and/or the insulating layer 50 is located between a part or all of the inner surface of the phosphor layer 40 and a part or all of the side of the semiconductor light emitting chip 30.
Wherein the substrate 10 has opposite first and second surfaces, the positive electrode pad 21, the negative electrode pad 22, and the semiconductor light emitting chip 30 are selectively disposed on the first and/or second surfaces, and the positive electrode pad 21 and the negative electrode pad 22 are insulated from each other. In this embodiment, one semiconductor light emitting chip 30 is disposed on the substrate 10, and the positive electrode pad 21, the negative electrode pad 22, and the semiconductor light emitting chip 30 are disposed on the first surface of the substrate 10.
The phosphor layer 40 wraps the surface and the side of the semiconductor light emitting chip 30 away from the substrate 10. The structural layer of the phosphor layer 40 is not limited and may be a single layer or a plurality of layers. The material of phosphor layer 40 includes, but is not limited to, one or more combinations of silica gel, resin, glass glaze, ink, and paint, and is doped with one or more phosphors.
The insulating layer 50 is disposed inside the phosphor layer 40 so as to cover the lower portion of the phosphor layer 40, and is mainly used for shielding the side surface of the semiconductor light emitting chip 30, preventing the side of the semiconductor light emitting chip 30 from emitting light, and enhancing the surface light intensity. In an alternative embodiment, the insulating layer 50 is disposed between the surface of the substrate 10 (the surface of the substrate 10 on which the semiconductor light emitting chip 30 is located) and the phosphor layer 40 such that the insulating layer 50 is located below the phosphor layer 40 at the side of the semiconductor light emitting chip 30, shielding the side. In another alternative embodiment, the insulating layer 50 is disposed between the side of the semiconductor light emitting chip 30 and the phosphor layer 40 such that the insulating layer 50 is shielded from the side of the semiconductor light emitting chip 30.
The side surface of the semiconductor light emitting chip 30 is not used as a light emitting surface, but a light emitting surface is formed on the surface far away from the substrate 10 through the arrangement of the insulating layer 50 on the side surface, so that the light emitting angle is small, the front light emitting quantity of the semiconductor light emitting chip 30 is improved, and the semiconductor light emitting chip is suitable for application occasions requiring central illuminance and small light emitting angle.
In the present embodiment, as shown in fig. 2, the insulating layer 50 is disposed on the side surface of the semiconductor light emitting chip 30 and extends onto the surface of the substrate 10, and the height of the insulating layer 50 gradually decreases from one end adjacent to the side surface of the semiconductor light emitting chip 30 to the other end distant from the side surface of the semiconductor light emitting chip 30. The highest height of the insulating layer 50 is not higher than the surface height of the semiconductor light emitting chip 30 (i.e., also not higher than the side height of the semiconductor light emitting chip 30).
The phosphor layer 40 covers the surface and the side of the semiconductor light emitting chip 30 and encapsulates the insulating layer 50 therein such that the insulating layer 50 is located between the side of the semiconductor light emitting chip 30, the surface (first surface) of the substrate 10, and the phosphor layer 40. Wherein, the part of the phosphor layer 40 covering the insulating layer 50 extends along the surface of the insulating layer 50, so that the phosphor layer 40 can be bent and extended from the surface of the semiconductor light emitting chip 30 to the side surface of the insulating layer 50. The bending of phosphor layer 40 blocks its lateral light guiding action and enhances the central light intensity.
The material of the insulating layer 50 includes, but is not limited to, one or more combinations of silicone, resin, glass glaze, liquid glass, ink, and paint. The insulating layer 50 may further be doped with inorganic powder including one or more of glass powder, ceramic powder, metal powder, alloy powder, oxide powder and nitride powder, which may have one or more of micrometer, submicron and nanometer particle sizes, according to necessity. The insulating layer 50 may be filled with a corresponding powder material according to the requirements of vulcanization resistance, halogenation resistance, oxidation resistance, moisture resistance and the like.
Further, the semiconductor light emitting device further includes a positive electrode pad 23 and a negative electrode pad 24 provided on the substrate 10, and the positive electrode pad 23 and the negative electrode pad 24 are insulated from each other. The positive electrode pad 23 is electrically connected to the positive electrode pad 21, and the negative electrode pad 24 is electrically connected to the negative electrode pad 22.
Specifically, in the present embodiment, the positive electrode pad 23 and the negative electrode pad 24 are disposed on the second surface of the substrate 10, the positive electrode pad 23 is electrically connected to the positive electrode pad 21 through the first conductive post 231, and the negative electrode pad 24 is electrically connected to the negative electrode pad 22 through the second conductive post 241. The first conductive posts 231 may penetrate the substrate 10 to connect the positive electrode pads 21 and 23, or be disposed at a side of the substrate 10 to connect the positive electrode pads 21 and 23. The second conductive post 241 may connect the negative electrode pad 22 and the negative electrode pad 24 through the substrate 10, or may be disposed at a side of the substrate 10 to connect the negative electrode pad 22 and the negative electrode pad 24.
Further, a heat conducting pad 25 is provided on the base plate 10 and can be matched and connected with a heat dissipating device.
Referring to fig. 2, a method of manufacturing a semiconductor light emitting device according to a first embodiment of the present invention includes at least the steps of:
s1, preparing a positive electrode pad 21 and a negative electrode pad 22, and also preparing a positive electrode pad 23 and a negative electrode pad 24 on the substrate 10.
The substrate 10 has opposite first and second surfaces, the positive electrode pad 21 being located on the first and/or second surface of the substrate 10, the negative electrode pad 22 being located on the first and/or second surface of the substrate 10.
The positive electrode pad 23 is electrically connected to the positive electrode pad 21, and the negative electrode pad 24 is electrically connected to the negative electrode pad 22. The positive electrode pad 23 may be on the same or different surface of the substrate 10 as the positive electrode pad 21, and both may be electrically connected through the first conductive post 231, and the negative electrode pad 24 may be on the same or different surface of the substrate 10 as the negative electrode pad 22, and both may be electrically connected through the second conductive post 241.
S2, the semiconductor light emitting chip 30 is fixed on the surface of the substrate 10, and the positive electrode 31 of the semiconductor light emitting chip 30 is electrically connected to the positive electrode pad 21, and the negative electrode 32 of the semiconductor light emitting chip 30 is electrically connected to the negative electrode pad 22.
In this embodiment, the semiconductor light emitting chip 30 is fixed on the first surface of the substrate 10.
The connection between the positive electrode 31 and the positive electrode pad 21 of the semiconductor light emitting chip 30 and the connection between the negative electrode 32 and the negative electrode pad 22 include, but are not limited to, one or more of eutectic soldering, bonding, reflow soldering, ultrasonic soldering, wire interconnection.
S3, an insulating layer 50 is formed by disposing an insulating liquid on part or all of the surface of the substrate 10 and/or part or all of the side surface of the semiconductor light emitting chip 30.
When the insulating feed liquid is prepared, the material adopts one or a plurality of combinations of silica gel, resin, glass glaze, liquid glass, printing ink and paint, and is prepared into insulating glue liquid or insulating slurry doped with or not containing inorganic powder according to the requirement, wherein the inorganic powder comprises one or a plurality of glass powder, ceramic powder, metal powder, alloy powder, oxide powder and nitride powder with micron, submicron and nanometer particle sizes.
The insulating layer 50 is formed by one or more of spraying, dispensing, spin coating, and printing.
And S4, disposing the fluorescent liquid on part or all of the exposed surface and the exposed side surface of the semiconductor light-emitting chip 30 and part or all of the surface of the insulating layer 50 to form the fluorescent powder layer 40 wrapping the semiconductor light-emitting chip 30. The insulating layer 50 is located between a part or all of the inner surface of the phosphor layer 40 and a part or all of the surface of the substrate 10, and/or the insulating layer 50 is located between a part or all of the inner surface of the phosphor layer 40 and a part or all of the side of the semiconductor light emitting chip 30.
When preparing the fluorescent liquid, the material adopts one or more of silica gel, resin, glass glaze, printing ink and paint to prepare fluorescent glue solution or fluorescent slurry doped with one or more fluorescent powder. The phosphor layer 40 is formed by one or more of spraying, molding, film pressing, dispensing, evaporation, printing.
When step S4 is performed, the substrate 10 may be heated as needed, so as to facilitate the encapsulation of the phosphor layer 40. Of course, the substrate 10 may not be heated.
Referring to fig. 2, in the manufacturing method of the present embodiment, an insulating layer 50 is disposed on a side surface of the semiconductor light emitting chip 30 and extends onto the first surface of the substrate 10, and the height of the insulating layer 50 gradually decreases from one end adjacent to the side surface of the semiconductor light emitting chip 30 to the other end distant from the side surface of the semiconductor light emitting chip 30. The phosphor layer 40 is disposed on the insulating layer 50 and the semiconductor light emitting chip 30, and the semiconductor light emitting chip 30 and the insulating layer 50 are wrapped therein.
As shown in fig. 3, the semiconductor light emitting device of the second embodiment of the present invention includes a substrate 10, at least one positive electrode pad 21 and at least one negative electrode pad 22 provided on the substrate 10, at least one semiconductor light emitting chip 30 provided on the substrate 10, a phosphor layer 40 provided on the substrate 10 and surrounding the semiconductor light emitting chip 30, an insulating layer 50 provided inside the phosphor layer 40 (toward the substrate 10 and the side of the semiconductor light emitting chip 30), and at least one light shielding layer 60 provided on the phosphor layer 40.
The positive electrode 31 and the negative electrode 32 of the semiconductor light emitting chip 30 are electrically connected to the positive electrode pad 21 and the negative electrode pad 22, respectively. The insulating layer 50 is located between a part or all of the inner surface of the phosphor layer 40 and a part or all of the surface of the substrate 10, and/or the insulating layer 50 is located between a part or all of the inner surface of the phosphor layer 40 and a part or all of the side of the semiconductor light emitting chip 30. The light shielding layer 60 is provided with at least one opening exposing a portion of the phosphor layer 40.
Wherein the substrate 10 has opposite first and second surfaces, the positive electrode pad 21, the negative electrode pad 22, and the semiconductor light emitting chip 30 are selectively disposed on the first and/or second surfaces, and the positive electrode pad 21 and the negative electrode pad 22 are insulated from each other. In this embodiment, one semiconductor light emitting chip 30 is disposed on the substrate 10, and the positive electrode pad 21, the negative electrode pad 22, and the semiconductor light emitting chip 30 are disposed on the first surface of the substrate 10.
The phosphor layer 40 wraps the surface and the side of the semiconductor light emitting chip 30 away from the substrate 10. The structural layer of the phosphor layer 40 is not limited and may be a single layer or a plurality of layers. The material of phosphor layer 40 includes, but is not limited to, one or more combinations of silica gel, resin, glass glaze, ink, and paint, and is doped with one or more phosphors.
The insulating layer 50 is disposed inside the phosphor layer 40 so as to cover the lower portion of the phosphor layer 40, and is mainly used for shielding the side surface of the semiconductor light emitting chip 30, preventing the side of the semiconductor light emitting chip 30 from emitting light, and enhancing the surface light intensity. In an alternative embodiment, the insulating layer 50 is disposed between the surface of the substrate 10 (the surface of the substrate 10 on which the semiconductor light emitting chip 30 is located) and the phosphor layer 40 such that the insulating layer 50 is located below the phosphor layer 40 at the side of the semiconductor light emitting chip 30, shielding the side. In another alternative embodiment, the insulating layer 50 is disposed between the side of the semiconductor light emitting chip 30 and the phosphor layer 40 such that the insulating layer 50 is shielded from the side of the semiconductor light emitting chip 30.
The side surface of the semiconductor light emitting chip 30 is not used as a light emitting surface, but a light emitting surface is formed on the surface far away from the substrate 10 through the arrangement of the insulating layer 50 on the side surface, so that the light emitting angle is small, the front light emitting quantity of the semiconductor light emitting chip 30 is improved, and the semiconductor light emitting chip is suitable for application occasions requiring central illuminance and small light emitting angle.
In the present embodiment, as shown in fig. 3, an insulating layer 50 is provided on the side of the semiconductor light emitting chip 30 and extends onto the surface of the substrate 10. The height of the insulating layer 50 may gradually decrease from one end close to the side of the semiconductor light emitting chip 30 to the other end far from the side of the semiconductor light emitting chip 30, and the insulating layer 50 may be a structural layer with equal height, and the overall height is not higher than the surface height of the semiconductor light emitting chip 30.
The phosphor layer 40 covers the surface and the side of the semiconductor light emitting chip 30 and encapsulates the insulating layer 50 therein such that the insulating layer 50 is located between the side of the semiconductor light emitting chip 30, the surface (first surface) of the substrate 10, and the phosphor layer 40. Wherein, the part of the phosphor layer 40 covering the insulating layer 50 extends along the surface of the insulating layer 50, so that the phosphor layer 40 can be bent and extended from the surface of the semiconductor light emitting chip 30 to the side surface of the insulating layer 50. The bending of phosphor layer 40 blocks its lateral light guiding action and enhances the central light intensity.
The material of the insulating layer 50 includes, but is not limited to, one or more combinations of silicone, resin, glass glaze, liquid glass, ink, and paint. The insulating layer 50 may further be doped with inorganic powder including one or more of glass powder, ceramic powder, metal powder, alloy powder, oxide powder and nitride powder, which may have one or more of micrometer, submicron and nanometer particle sizes, according to necessity. The insulating layer 50 may be filled with a corresponding powder material according to the requirements of vulcanization resistance, halogenation resistance, oxidation resistance, moisture resistance and the like.
The light shielding layer 60 is provided on the phosphor layer 40 to further shield the side surface of the semiconductor light emitting chip 30. The opening of the light shielding layer 60 is located on the surface of the semiconductor light emitting chip 30, and does not affect the surface light emission of the semiconductor light emitting chip 30. The size of the opening may be set according to the area of the surface of the semiconductor light emitting chip 30 required to emit light.
The material of the light shielding layer 60 includes, but is not limited to, one or more combinations of aluminum and its alloys, gold and its alloys, silver and its alloys, nickel and its alloys, titanium and its alloys, glass enamel, ink, liquid glass, paint, titanium oxide, zinc oxide, silicon oxide, aluminum nitride, silicon nitride, aluminum oxide, and the like. Or the material of the light shielding layer 60 includes, but is not limited to, one or more combinations of silica gel, resin, liquid glass, glass glaze, ink, and paint, and is doped with inorganic powder including one or more combinations of glass powder, ceramic powder, metal powder, alloy powder, oxide powder, and nitride powder of micrometer, submicron, nanometer particle size.
The light shielding layer 60 has the side light preventing effect and the insulating effect, and can be added with corresponding powder according to the requirements of vulcanization resistance, halogenation resistance, oxidation resistance, moisture resistance and the like.
Further, the semiconductor light emitting device further includes a positive electrode pad 23 and a negative electrode pad 24 provided on the substrate 10, and the positive electrode pad 23 and the negative electrode pad 24 are insulated from each other. The positive electrode pad 23 is electrically connected to the positive electrode pad 21, and the negative electrode pad 24 is electrically connected to the negative electrode pad 22.
Specifically, in the present embodiment, the positive electrode pad 23 and the negative electrode pad 24 are disposed on the second surface of the substrate 10, the positive electrode pad 23 is electrically connected to the positive electrode pad 21 through the first conductive post 231, and the negative electrode pad 24 is electrically connected to the negative electrode pad 22 through the second conductive post 241. The first conductive posts 231 may penetrate the substrate 10 to connect the positive electrode pads 21 and 23, or be disposed at a side of the substrate 10 to connect the positive electrode pads 21 and 23. The second conductive post 241 may connect the negative electrode pad 22 and the negative electrode pad 24 through the substrate 10, or may be disposed at a side of the substrate 10 to connect the negative electrode pad 22 and the negative electrode pad 24.
Further, a heat conducting pad 25 is provided on the base plate 10 and can be matched and connected with a heat dissipating device.
Referring to fig. 3, a method of manufacturing a semiconductor light emitting device according to a second embodiment of the present invention includes at least the steps of:
s1, preparing a positive electrode pad 21 and a negative electrode pad 22, and also preparing a positive electrode pad 23 and a negative electrode pad 24 on the substrate 10.
The substrate 10 has opposite first and second surfaces, the positive electrode pad 21 being located on the first and/or second surface of the substrate 10, the negative electrode pad 22 being located on the first and/or second surface of the substrate 10.
The positive electrode pad 23 is electrically connected to the positive electrode pad 21, and the negative electrode pad 24 is electrically connected to the negative electrode pad 22. The positive electrode pad 23 may be on the same or different surface of the substrate 10 as the positive electrode pad 21, and both may be electrically connected through the first conductive post 231, and the negative electrode pad 24 may be on the same or different surface of the substrate 10 as the negative electrode pad 22, and both may be electrically connected through the second conductive post 241.
S2, the semiconductor light emitting chip 30 is fixed on the surface of the substrate 10, and the positive electrode 31 of the semiconductor light emitting chip 30 is electrically connected to the positive electrode pad 21, and the negative electrode 32 of the semiconductor light emitting chip 30 is electrically connected to the negative electrode pad 22.
In this embodiment, the semiconductor light emitting chip 30 is fixed on the first surface of the substrate 10.
The connection between the positive electrode 31 and the positive electrode pad 21 of the semiconductor light emitting chip 30 and the connection between the negative electrode 32 and the negative electrode pad 22 include, but are not limited to, one or more of eutectic soldering, bonding, reflow soldering, ultrasonic soldering, wire interconnection.
S3, an insulating layer 50 is formed by disposing an insulating liquid on part or all of the surface of the substrate 10 and/or part or all of the side surface of the semiconductor light emitting chip 30.
When the insulating feed liquid is prepared, the material adopts one or a plurality of combinations of silica gel, resin, glass glaze, liquid glass, printing ink and paint, and is prepared into insulating glue liquid or insulating slurry doped with or not containing inorganic powder according to the requirement, wherein the inorganic powder comprises one or a plurality of glass powder, ceramic powder, metal powder, alloy powder, oxide powder and nitride powder with micron, submicron and nanometer particle sizes.
The insulating layer 50 is formed by one or more of spraying, dispensing, spin coating, and printing.
And S4, disposing the fluorescent liquid on part or all of the exposed surface and the exposed side surface of the semiconductor light-emitting chip 30 and part or all of the surface of the insulating layer 50 to form the fluorescent powder layer 40 wrapping the semiconductor light-emitting chip 30. The insulating layer 50 is located between a part or all of the inner surface of the phosphor layer 40 and a part or all of the surface of the substrate 10, and/or the insulating layer 50 is located between a part or all of the inner surface of the phosphor layer 40 and a part or all of the side of the semiconductor light emitting chip 30.
When preparing the fluorescent liquid, the material adopts one or more of silica gel, resin, glass glaze, printing ink and paint to prepare fluorescent glue solution or fluorescent slurry doped with one or more fluorescent powder. The phosphor layer 40 is formed by one or more of spraying, molding, film pressing, dispensing, evaporation, printing.
When step S4 is performed, the substrate 10 may be heated as needed, so as to facilitate the encapsulation of the phosphor layer 40. Of course, the substrate 10 may not be heated.
In the manufacturing method of the embodiment, the insulating layer 50 is disposed on the side surface of the semiconductor light emitting chip 30 and extends to the first surface of the substrate 10, the height of the insulating layer 50 may gradually decrease from one end close to the side surface of the semiconductor light emitting chip 30 to the other end far from the side surface of the semiconductor light emitting chip 30, the insulating layer 50 may be a structural layer with equal height, and the overall height is not higher than the surface height of the semiconductor light emitting chip 30.
The phosphor layer 40 is disposed on the insulating layer 50 and the semiconductor light emitting chip 30, and the semiconductor light emitting chip 30 and the insulating layer 50 are wrapped therein.
S5, reserving an opening position on the fluorescent powder layer 40, and arranging a shading layer 60 on the surface of the fluorescent powder layer 40 outside the opening position, wherein an opening 61 of the shading layer 60 is formed at the opening position, and part of the fluorescent powder layer 40 is exposed.
The light shielding layer 60 is formed by one or more of evaporation, spraying, spin coating, printing, and dispensing. The opening is located above the surface of the semiconductor light emitting chip 30, so that the opening 61 is located on the surface of the semiconductor light emitting chip 30 to form a light emitting surface on the surface, and the light shielding layer 60 shields the side surface of the semiconductor light emitting chip 30 from light.
As shown in fig. 4, the semiconductor light emitting device of the third embodiment of the present invention includes a substrate 10, at least one positive electrode pad 21 and at least one negative electrode pad 22 provided on the substrate 10, at least one semiconductor light emitting chip 30 provided on the substrate 10, a phosphor layer 40 provided on the substrate 10 and surrounding the semiconductor light emitting chip 30, and an insulating layer 50 provided inside the phosphor layer 40 (toward the sides of the substrate 10 and the semiconductor light emitting chip 30), and the positive electrode 31 and the negative electrode 32 of the semiconductor light emitting chip 30 are electrically connected to the positive electrode pad 21 and the negative electrode pad 22, respectively. The insulating layer 50 is located between a part or all of the inner surface of the phosphor layer 40 and a part or all of the surface of the substrate 10, and/or the insulating layer 50 is located between a part or all of the inner surface of the phosphor layer 40 and a part or all of the side of the semiconductor light emitting chip 30.
Wherein the substrate 10 has opposite first and second surfaces, the positive electrode pad 21, the negative electrode pad 22, and the semiconductor light emitting chip 30 are selectively disposed on the first and/or second surfaces, and the positive electrode pad 21 and the negative electrode pad 22 are insulated from each other. In this embodiment, two (or more) semiconductor light emitting chips 30 are provided on the substrate 10, and the positive electrode pad 21, the negative electrode pad 22, and the semiconductor light emitting chips 30 are provided on the first surface of the substrate 10.
The semiconductor light emitting device further includes a positive electrode pad 23 and a negative electrode pad 24 disposed on the substrate 10, and the positive electrode pad 23 and the negative electrode pad 24 are insulated from each other. The positive electrode pad 23 is electrically connected to the positive electrode pad 21, and the negative electrode pad 24 is electrically connected to the negative electrode pad 22. In the present embodiment, the positive electrode pad 23 and the negative electrode pad 24 are respectively located on opposite sides of the two semiconductor light emitting chips 30, and are respectively disposed on the positive electrode pad 21 and the negative electrode pad 22, so as to achieve electrical connection.
A conductive circuit 26 is disposed between two opposite sides of the two semiconductor light emitting chips 30, and the conductive circuit 26 is disposed on the substrate 10 and electrically connected to the positive electrode 31 and the negative electrode 32 corresponding to the two semiconductor light emitting chips 30.
The phosphor layer 40 wraps the surface and the side of the semiconductor light emitting chip 30 away from the substrate 10. The insulating layer 50 is disposed inside the phosphor layer 40 so as to cover the lower portion of the phosphor layer 40, and is mainly used for shielding the side surface of the semiconductor light emitting chip 30, preventing the side of the semiconductor light emitting chip 30 from emitting light, and enhancing the surface light intensity.
Further, in the present embodiment, the phosphor layers 40 on each of the semiconductor light emitting chips 30 may be independent of each other, not connected, or the phosphor layers 40 on two adjacent semiconductor light emitting chips 30 may be connected as one body. The insulating layers 50 of two adjacent semiconductor light emitting chips 30 may also be connected to form one body.
The arrangement and material selection of the insulating layer 50 and the phosphor layer 40 may be described with reference to the first embodiment, and will not be described herein.
As shown in fig. 5, the semiconductor light emitting device of the fourth embodiment of the present invention includes a substrate 10, at least one positive electrode pad 21 and at least one negative electrode pad 22 provided on the substrate 10, at least one semiconductor light emitting chip 30 provided on the substrate 10, a phosphor layer 40 provided on the substrate 10 and surrounding the semiconductor light emitting chip 30, an insulating layer 50 provided inside the phosphor layer 40 (toward the substrate 10 and the side of the semiconductor light emitting chip 30), and at least one light shielding layer 60 provided on the phosphor layer 40.
The positive electrode 31 and the negative electrode 32 of the semiconductor light emitting chip 30 are electrically connected to the positive electrode pad 21 and the negative electrode pad 22, respectively. The insulating layer 50 is located between a part or all of the inner surface of the phosphor layer 40 and a part or all of the surface of the substrate 10, and/or the insulating layer 50 is located between a part or all of the inner surface of the phosphor layer 40 and a part or all of the side of the semiconductor light emitting chip 30. The light shielding layer 60 is provided with at least one opening exposing a portion of the phosphor layer 40.
Wherein the substrate 10 has opposite first and second surfaces, the positive electrode pad 21, the negative electrode pad 22, and the semiconductor light emitting chip 30 are selectively disposed on the first and/or second surfaces, and the positive electrode pad 21 and the negative electrode pad 22 are insulated from each other. In this embodiment, two (or more) semiconductor light emitting chips 30 are provided on the substrate 10, and the positive electrode pad 21, the negative electrode pad 22, and the semiconductor light emitting chips 30 are provided on the first surface of the substrate 10.
The semiconductor light emitting device further includes a positive electrode pad 23 and a negative electrode pad 24 disposed on the substrate 10, and the positive electrode pad 23 and the negative electrode pad 24 are insulated from each other. The positive electrode pad 23 is electrically connected to the positive electrode pad 21, and the negative electrode pad 24 is electrically connected to the negative electrode pad 22. In the present embodiment, the positive electrode pad 23 and the negative electrode pad 24 are respectively located on opposite sides of the two semiconductor light emitting chips 30, and are respectively disposed on the positive electrode pad 21 and the negative electrode pad 22, so as to achieve electrical connection.
A conductive circuit 26 is disposed between two opposite sides of the two semiconductor light emitting chips 30, and the conductive circuit 26 is disposed on the substrate 10 and electrically connected to the positive electrode 31 and the negative electrode 32 corresponding to the two semiconductor light emitting chips 30.
The phosphor layer 40 wraps the surface and the side of the semiconductor light emitting chip 30 away from the substrate 10. The insulating layer 50 is disposed inside the phosphor layer 40 so as to cover the lower portion of the phosphor layer 40, and is mainly used for shielding the side surface of the semiconductor light emitting chip 30, preventing the side of the semiconductor light emitting chip 30 from emitting light, and enhancing the surface light intensity.
The light shielding layer 60 is provided on the phosphor layer 40 to further shield the side surface of the semiconductor light emitting chip 30. The opening of the light shielding layer 60 is located on the surface of the semiconductor light emitting chip 30, and does not affect the surface light emission of the semiconductor light emitting chip 30. The size of the opening may be set according to the area of the surface of the semiconductor light emitting chip 30 required to emit light.
Further, in the present embodiment, the phosphor layers 40 on each of the semiconductor light emitting chips 30 may be independent of each other, not connected, or the phosphor layers 40 on two adjacent semiconductor light emitting chips 30 may be connected as one body. The insulating layer 50 and the light shielding layer 60 of two adjacent semiconductor light emitting chips 30 may be connected to form a single body.
The arrangement and material selection of the insulating layer 50, the phosphor layer 40 and the light shielding layer 60 may be described with reference to the second embodiment, and will not be described herein.
In addition, the manufacturing methods of the semiconductor light emitting device according to the third embodiment and the fourth embodiment can also refer to the manufacturing methods of the first embodiment and the second embodiment, and are not described herein again.
In summary, the manufacturing method of the semiconductor light-emitting device has short flow, simple process and low manufacturing cost, and is suitable for mass industrialized production in large area.
The foregoing description is only illustrative of the present invention and is not intended to limit the scope of the invention, and all equivalent structures or equivalent processes or direct or indirect application in other related technical fields are included in the scope of the present invention.

Claims (7)

1.一种半导体发光器件,其特征在于,包括基板、设置在所述基板上的至少一个正极焊盘和至少一个负极焊盘、设置在所述基板上的至少一个半导体发光芯片、设置在所述基板上并包裹所述半导体发光芯片的荧光粉层、设置在所述荧光粉层内侧的绝缘层、设置在所述荧光粉层上的至少一遮光层;所述半导体发光芯片的正极和负极分别与所述正极焊盘和负极焊盘电连接;1. A semiconductor light-emitting device, characterized in that it comprises a substrate, at least one positive electrode pad and at least one negative electrode pad arranged on the substrate, at least one semiconductor light-emitting chip arranged on the substrate, a phosphor layer arranged on the substrate and wrapping the semiconductor light-emitting chip, an insulating layer arranged inside the phosphor layer, and at least one light-shielding layer arranged on the phosphor layer; the positive electrode and the negative electrode of the semiconductor light-emitting chip are electrically connected to the positive electrode pad and the negative electrode pad respectively; 所述绝缘层位于所述荧光粉层内表面的部分或全部与所述基板表面的部分或全部之间;和/或,所述绝缘层位于所述荧光粉层内表面的部分或全部与所述半导体发光芯片侧面的部分或全部之间;The insulating layer is located between part or all of the inner surface of the phosphor layer and part or all of the surface of the substrate; and/or, the insulating layer is located between part or all of the inner surface of the phosphor layer and part or all of the side surface of the semiconductor light-emitting chip; 所述荧光粉层包裹所述半导体发光芯片远离所述基板的表面和侧面,所述绝缘层在所述荧光粉层内侧遮挡所述半导体发光芯片的侧面,防止所述半导体发光芯片侧出光;所述绝缘层的高度自临近所述半导体发光芯片侧面的一端到远离所述半导体发光芯片侧面的另一端逐渐递减;所述荧光粉层覆盖所述绝缘层的部分沿着所述绝缘层表面延伸,使得所述荧光粉层从所述半导体发光芯片表面折弯延伸到所述绝缘层上;所述荧光粉层的折弯阻断了其侧面光导作用,增强中心光强;The phosphor layer wraps the surface and side of the semiconductor light-emitting chip away from the substrate, and the insulating layer blocks the side of the semiconductor light-emitting chip inside the phosphor layer to prevent the semiconductor light-emitting chip from emitting light from the side; the height of the insulating layer gradually decreases from one end adjacent to the side of the semiconductor light-emitting chip to the other end away from the side of the semiconductor light-emitting chip; the portion of the phosphor layer covering the insulating layer extends along the surface of the insulating layer, so that the phosphor layer is bent from the surface of the semiconductor light-emitting chip to extend onto the insulating layer; the bending of the phosphor layer blocks its side light-guiding effect, thereby enhancing the central light intensity; 所述绝缘层的材料包括油墨以及涂料中一种或多种组合;所述荧光粉层的材料包括硅胶、树脂、玻璃釉、油墨以及涂料中的一种或多种组合,并掺有一种或多种荧光粉;所述遮光层上设有至少一开口,所述开口位于所述半导体发光芯片的表面上,裸露出部分所述荧光粉层。The material of the insulating layer includes one or more combinations of ink and paint; the material of the phosphor layer includes one or more combinations of silica gel, resin, glass glaze, ink and paint, and is doped with one or more phosphors; at least one opening is provided on the shading layer, and the opening is located on the surface of the semiconductor light-emitting chip, exposing part of the phosphor layer. 2.根据权利要求1所述的半导体发光器件,其特征在于,所述绝缘层的材料还掺有无机粉末;所述无机粉末包括微米、亚微米、纳米粒径的玻璃粉、陶瓷粉、金属粉、合金粉、氧化物粉和氮化物粉中的一种或多种。2. The semiconductor light-emitting device according to claim 1 is characterized in that the material of the insulating layer is also doped with inorganic powder; the inorganic powder includes one or more of glass powder, ceramic powder, metal powder, alloy powder, oxide powder and nitride powder with micron, submicron and nanometer particle sizes. 3.根据权利要求1-2任一项所述的半导体发光器件,其特征在于,所述遮光层的材料包括铝及其合金、金及其合金、银及其合金、镍及其合金、钛及其合金、玻璃釉、油墨、液体玻璃、涂料、氧化钛、氧化锌、氧化硅、氮化铝、氮化硅以及氧化铝中的一种或多种组合。3. The semiconductor light-emitting device according to any one of claims 1-2 is characterized in that the material of the light-shielding layer includes one or more combinations of aluminum and its alloys, gold and its alloys, silver and its alloys, nickel and its alloys, titanium and its alloys, glass glaze, ink, liquid glass, coating, titanium oxide, zinc oxide, silicon oxide, aluminum nitride, silicon nitride and aluminum oxide. 4.根据权利要求3所述的半导体发光器件,其特征在于,所述遮光层的材料包括硅胶、树脂、液体玻璃、玻璃釉、油墨以及涂料中的一种或多种组合,并掺有无机粉末;所述无机粉末包括微米、亚微米、纳米粒径的玻璃粉、陶瓷粉、金属粉、合金粉、氧化物粉以及氮化物粉中的一种或多种组合。4. The semiconductor light-emitting device according to claim 3 is characterized in that the material of the shading layer includes one or more combinations of silica gel, resin, liquid glass, glass glaze, ink and paint, and is doped with inorganic powder; the inorganic powder includes one or more combinations of glass powder, ceramic powder, metal powder, alloy powder, oxide powder and nitride powder with micron, submicron and nanometer particle sizes. 5.一种权利要求1-4任一项所述的半导体发光器件的制造方法,其特征在于,包括以下步骤:5. A method for manufacturing a semiconductor light emitting device according to any one of claims 1 to 4, characterized in that it comprises the following steps: S1、在基板上制备正极焊盘和负极焊盘;S1. preparing a positive electrode pad and a negative electrode pad on a substrate; S2、将半导体发光芯片固定在所述基板表面上,并将所述半导体发光芯片的正极和负极分别与所述正极焊盘和负极焊盘电连接;S2, fixing a semiconductor light-emitting chip on the surface of the substrate, and electrically connecting the positive electrode and the negative electrode of the semiconductor light-emitting chip to the positive electrode pad and the negative electrode pad respectively; S3、将绝缘料液设置在所述基板表面的部分或全部上,和/或所述半导体发光芯片侧面的部分或全部上,形成绝缘层;S3, disposing an insulating liquid on part or all of the surface of the substrate and/or part or all of the side surfaces of the semiconductor light-emitting chip to form an insulating layer; S4、将荧光料液设置在所述半导体发光芯片的裸露表面和裸露侧面的部分或全部上、以及所述绝缘层表面的部分或全部上,形成包裹所述半导体发光芯片的荧光粉层;S4, placing a fluorescent liquid on part or all of the exposed surface and exposed side of the semiconductor light-emitting chip, and part or all of the surface of the insulating layer, to form a fluorescent powder layer that wraps the semiconductor light-emitting chip; 所述绝缘层位于所述基板表面的部分或全部与所述荧光粉层内表面的部分或全部之间;和/或,位于所述半导体发光芯片侧面的部分或全部与所述荧光粉层内表面的部分或全部之间。The insulating layer is located between part or all of the surface of the substrate and part or all of the inner surface of the phosphor layer; and/or, between part or all of the side surface of the semiconductor light-emitting chip and part or all of the inner surface of the phosphor layer. 6.根据权利要求5所述的制造方法,其特征在于,步骤S3中,所述绝缘层为所述绝缘料液通过喷涂、点胶、旋涂、印刷中的一种或多种方式形成;所述绝缘料液为绝缘胶液或绝缘浆液;6. The manufacturing method according to claim 5, characterized in that, in step S3, the insulating layer is formed by the insulating liquid through one or more methods of spraying, dispensing, spin coating, and printing; the insulating liquid is an insulating glue liquid or an insulating slurry; 步骤S4中,所述荧光粉层为所述荧光料液通过喷涂、模压、膜压、点胶、蒸镀、印刷中的一种或多种方式形成;所述荧光料液为荧光胶液或荧光浆液。In step S4, the phosphor layer is formed by spraying, molding, film pressing, dispensing, evaporation, and printing the fluorescent liquid; the fluorescent liquid is fluorescent glue or fluorescent slurry. 7.根据权利要求5所述的制造方法,其特征在于,所述制造方法还包括以下步骤:7. The manufacturing method according to claim 5, characterized in that the manufacturing method further comprises the following steps: S5、在所述荧光粉层上预留出开口位置,并在开口位置外的所述荧光粉层表面上设置遮光层,所述开口位置形成所述遮光层的开口,裸露出部分所述荧光粉层。S5, reserving an opening position on the phosphor layer, and providing a light shielding layer on the surface of the phosphor layer outside the opening position, wherein the opening position forms an opening of the light shielding layer, exposing a portion of the phosphor layer.
CN201711107833.8A 2017-11-10 2017-11-10 Semiconductor light emitting device and method for manufacturing the same Active CN108011005B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201711107833.8A CN108011005B (en) 2017-11-10 2017-11-10 Semiconductor light emitting device and method for manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201711107833.8A CN108011005B (en) 2017-11-10 2017-11-10 Semiconductor light emitting device and method for manufacturing the same

Publications (2)

Publication Number Publication Date
CN108011005A CN108011005A (en) 2018-05-08
CN108011005B true CN108011005B (en) 2024-12-06

Family

ID=62052297

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201711107833.8A Active CN108011005B (en) 2017-11-10 2017-11-10 Semiconductor light emitting device and method for manufacturing the same

Country Status (1)

Country Link
CN (1) CN108011005B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111261621A (en) * 2020-01-21 2020-06-09 深圳大道半导体有限公司 Light-emitting device and method of manufacturing the same
CN111162065A (en) * 2020-01-21 2020-05-15 深圳大道半导体有限公司 Semiconductor light-emitting device and method of manufacturing the same

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102856473A (en) * 2012-08-17 2013-01-02 上舜照明(中国)有限公司 Packaging adjustment method of LED (light-emitting diode) light source
CN103227276A (en) * 2013-03-29 2013-07-31 李刚 Semiconductor luminescent device and manufacturing method thereof
CN204857775U (en) * 2015-07-29 2015-12-09 广州市鸿利光电股份有限公司 A CSP LED
CN207441737U (en) * 2017-11-10 2018-06-01 深圳大道半导体有限公司 Light emitting semiconductor device

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101378103A (en) * 2007-08-28 2009-03-04 富士迈半导体精密工业(上海)有限公司 White light light-emitting device and manufacturing method thereof
JP2013098202A (en) * 2011-10-28 2013-05-20 Citizen Holdings Co Ltd Semiconductor light-emitting element and electronic apparatus equipped with the same, and manufacturing method of the same
CN103824923B (en) * 2012-11-19 2016-11-09 深圳大道半导体有限公司 A kind of semiconductor luminous chip, semiconductor lamp and manufacture method thereof
JP5855194B2 (en) * 2014-09-09 2016-02-09 株式会社東芝 Semiconductor light emitting device and manufacturing method thereof
CN106410010A (en) * 2016-06-15 2017-02-15 佛山市国星半导体技术有限公司 Manufacturing method of blue leakage-proof LED chip
CN106129222A (en) * 2016-08-23 2016-11-16 中国科学院上海光学精密机械研究所 The high power white LED device of monolithic package

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102856473A (en) * 2012-08-17 2013-01-02 上舜照明(中国)有限公司 Packaging adjustment method of LED (light-emitting diode) light source
CN103227276A (en) * 2013-03-29 2013-07-31 李刚 Semiconductor luminescent device and manufacturing method thereof
CN204857775U (en) * 2015-07-29 2015-12-09 广州市鸿利光电股份有限公司 A CSP LED
CN207441737U (en) * 2017-11-10 2018-06-01 深圳大道半导体有限公司 Light emitting semiconductor device

Also Published As

Publication number Publication date
CN108011005A (en) 2018-05-08

Similar Documents

Publication Publication Date Title
US10767817B2 (en) LED light bulb and LED filament thereof
CN207584413U (en) The LEDbulb lamp of LED filament and the application LED filament
US10619800B2 (en) LED light bulb
CN108011005B (en) Semiconductor light emitting device and method for manufacturing the same
CN207441737U (en) Light emitting semiconductor device
JP6104946B2 (en) Light emitting device and manufacturing method thereof
CN103715190B (en) Luminescent device
KR100973330B1 (en) Led package module for straight pipe type led lamp and process for producing the same
CN101996985B (en) Light-emitting diode packaging structure capable of positioning thermally conductive adhesive material and manufacturing method thereof
TWM322064U (en) Surface mount light emitting diode package
HK1234202A1 (en) Led light bulb and led filament thereof
CN108963048A (en) A kind of semiconductor diode chip structure and its lamp luminescence component

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant