[go: up one dir, main page]

CN107437989B - Circuit for linearizing Sprott B chaotic system into first and third terms - Google Patents

Circuit for linearizing Sprott B chaotic system into first and third terms Download PDF

Info

Publication number
CN107437989B
CN107437989B CN201710936609.3A CN201710936609A CN107437989B CN 107437989 B CN107437989 B CN 107437989B CN 201710936609 A CN201710936609 A CN 201710936609A CN 107437989 B CN107437989 B CN 107437989B
Authority
CN
China
Prior art keywords
operational amplifier
input end
multiplier
output end
resistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201710936609.3A
Other languages
Chinese (zh)
Other versions
CN107437989A (en
Inventor
杨景美
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zhejiang Zhongchao New Material Co.,Ltd.
Original Assignee
Zhejiang Zhongchao New Material Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zhejiang Zhongchao New Material Co ltd filed Critical Zhejiang Zhongchao New Material Co ltd
Priority to CN201710936609.3A priority Critical patent/CN107437989B/en
Publication of CN107437989A publication Critical patent/CN107437989A/en
Application granted granted Critical
Publication of CN107437989B publication Critical patent/CN107437989B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/001Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols using chaotic signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Amplifiers (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)

Abstract

The invention discloses a linearization method and a linearization circuit of a Sprotet B chaotic system, wherein the circuit consists of a resistor, a capacitor, a diode, an operational amplifier (L F347BN) and a multiplier (AD633JN), the resistor and the operational amplifier (L F347BN) realize inverse addition, inverse operation and symbolic operation, the capacitor and the operational amplifier (L F347BN) realize integral operation, the resistor, the diode and the operational amplifier (L F347BN) realize absolute value operation, and the multiplication is realized by the multiplier AD633 JN.

Description

Circuit for linearizing Sprott B chaotic system into first and third terms
Technical Field
The invention relates to a linearization chaotic system, in particular to a circuit with a linearization Sprott B chaotic system as a first order item and a third order item.
Background
In recent years, chaotic signals (or systems) have been receiving increasing attention from the theoretical and engineering communities, wherein the analysis and control of chaotic signals are the focus of attention. As is known, a chaotic signal is a complex intrinsic nonlinear signal, no mature theory exists at present for controlling the signal, and the invention provides a novel chaotic signal linearization method based on a differential geometric theory. As long as the chaotic signal has relative order, any chaotic signal can be partially linearized or accurately linearized through local coordinate transformation and feedback transformation without losing any information of the original signal.
Disclosure of Invention
1. The linear Sprott B chaotic system is a circuit with first and third terms, and is characterized in that:
(1) the original Sprott B chaotic system i is as follows:
Figure GDA0002354279090000011
in the formula, x, y and z are state variables, and a and m are parameters; system i has two balance points
Figure GDA0002354279090000012
And
Figure GDA0002354279090000013
the characteristic values at the equilibrium points are each lambda1=-1.3532,λ2,30.1766 ± 1.2028j and λ1=-1.3532,λ2,30.1766 + -1.2028 j, Lee index L1=0.2101,L2=0,L3-1.2102, fractal dimension 2.1736;
(2) the first equation is linearized into a first order term, and the third equation is a third order term: system i becomes
Figure GDA0002354279090000014
In the formula, x, y and z are state variables, and a and m are parameters; system ii has three equilibrium points
Figure GDA0002354279090000015
And
Figure GDA0002354279090000016
characteristic value at equilibrium point is λ1=-1.8637,λ2,3=0.4319±1.1930j,λ1=0,λ2=0,λ 31 and λ ═ 1 and1=-1.8637,λ2,30.4319 ± 1.1930j, and a lith index of L1=0.1486,L2=0,L3-1.1486, fractal dimension 2.1294;
designing a circuit according to the chaotic system ii, wherein the circuit consists of three resistors, a capacitor and operational amplifier L F347BN and a multiplier AD633JN, the resistor and operational amplifier L F347BN realizes inverse addition and inverse operation, the capacitor and operational amplifier L F347BN realizes integral operation, and the multiplication is realized by the multiplier AD633 JN;
the input end of the second path of inverting adder is connected with the function S through a resistor R, the input end of the second path of inverting adder is connected with the other input end of the multiplier (A) through a resistor R, the integral output end of the second path of inverting adder is connected with the other input end of the multiplier (A) and is connected with one input end of the multiplier (A), the inverting output end of the second path of inverting adder is connected with the negative input end of the operational amplifier F347 (U4) and is connected with one input end of the multiplier (A), the inverting output end of the second path of inverting adder is connected with the negative input end of the operational amplifier F347 (U5) through a resistor R, the inverting output end of the operational amplifier F347 (U5) is connected with the other input end of the multiplier (A), the inverting input end of the third path of inverting adder is connected with the function F x through a resistor R, the inverting output end of the operational amplifier F347 (U5) is connected with the other input end of the multiplier (A), and the inverting adder (A) is connected with the other input end of the third path of inverting adder (R);
the sign circuit is designed according to the chaotic system ii, and comprises a resistor, an operational amplifier L F347BN and a multiplier, wherein the output end of the operational amplifier L F347BN (U4A) is connected with the negative input end of the operational amplifier L0F 347BN (U4B) through a resistor R20, the negative input end of the operational amplifier L F347BN (U4B) is connected with the output end of the operational amplifier L F347BN (U4B) through a resistor R22, the output end of the operational amplifier L F347BN (U4B) is connected with the other input end of the multiplier (A1), the output end of the multiplier A1 is connected with zsgn (y), the output end of the operational amplifier L F347L (U4L) is connected with the negative input end of the operational amplifier L F347L (U4L) through a resistor R L, and the output end of the operational amplifier L F347L (U4) is connected with the output end of the multiplier (U L A L, the output end of the operational amplifier L A L, the operational amplifier L A L, the output end of the operational amplifier L (U L);
an absolute value circuit is designed according to the chaotic system ii, the circuit is composed of a resistor, a diode and an operational amplifier L F347BN, a negative input end of the operational amplifier L F347BN (U5A) is connected to an output end of the operational amplifier 1F347 1 (U5 1) through a resistor R23 and a diode D1, a negative input end of the operational amplifier 1F347 1 (U5 1) is connected to the negative input end of the operational amplifier 1F347 1 (U5 1) through a resistor R1 and a resistor R1, a positive input end of the operational amplifier 1F347 1 (U5F 347), a positive input end of the operational amplifier 1F347 1 (U5F 1) is connected to the ground through a resistor R1, an output end of the operational amplifier 1F347 1 (U5F 1) is connected to the negative input end of the operational amplifier 1F347 1F (U1F) through a resistor R1F, a 1F347, a negative input end of the operational amplifier 1F 1, a negative input end (U5F 347) is connected to the operational amplifier 1F347 1F 1, a negative input end of the operational amplifier 1F 1 (1) is connected to the operational amplifier 1F 72F 1F 347) and a negative input end of the operational amplifier 1F347 1F347, the negative input end (U5F 347) is connected to the negative input end of the operational amplifier 1F 347) of the operational amplifier 1F347 1 (U1F 347) is connected to the operational amplifier 1F 347) and the negative input end of the operational amplifier 1F347 1F 347U 1F347 1F347 1F347, the negative input end of the operational;
designing a multiplication circuit according to the chaotic system ii, wherein the circuit consists of a multiplier, the output end of the multiplier (A4) outputs-xy, and the output end of the multiplier (A4) is connected with the other input end of the multiplier (A5); the output end of the multiplier (A5) outputs-xy | y |; the output end of the multiplier (A6) outputs x | x |; the output end of the multiplier (A3) is connected with yz; the output end of the multiplier (A7) outputs-y |;
designing a power supply circuit according to the chaotic system ii, wherein the circuit consists of a-1V power supply, the anode of the power supply is grounded, and the cathode of the power supply is connected with P1;
when S1 is connected with yz, S2 is connected with the first path of inverted output, S3 is connected with the second path of integral output, F (x) is connected with P1, G (x) is connected with xy, the circuit realizes a Sprotet B chaotic system i;
when S1 is connected with zsgn (y), S2 is connected with the first path of inverted output, S3 is connected with the second path of integral output, F (x) is connected with | x | and G (x) is connected with-xy | y |, the circuit realizes the chaotic system ii.
Has the advantages that: the invention provides a novel chaotic signal linearization method based on a differential geometric theory. As long as the chaotic signal has the relative order, any chaotic signal can be partially linearized or accurately linearized through local coordinate transformation and feedback transformation without losing any information of the original signal, so that the chaotic system has important work application prospects in chaotic control, synchronization and the like, enriches the types of the chaotic system, and provides more choices for applying the chaotic system to engineering practice.
Drawings
Fig. 1 is a circuit diagram for implementing the Sprott B chaotic system.
Fig. 2 is a circuit diagram for implementing the X symbolization.
Fig. 3 is a circuit diagram for implementing Y symbolization.
Fig. 4 is a circuit diagram for realizing the absolute value of X.
Fig. 5 is a circuit diagram for realizing the absolute value of Y.
Fig. 6 is a circuit diagram for implementing a multiplication operation.
Fig. 7 is a power supply circuit implementing integer input.
Detailed Description
The invention will be described in further detail below with reference to the drawings and preferred embodiments, and with reference to fig. 1-7.
1. The linear Sprott B chaotic system is a circuit with first and third terms, and is characterized in that:
(1) the original Sprott B chaotic system i is as follows:
Figure GDA0002354279090000041
in the formula, x, y and z are state variables, and a and m are parameters; system i has two balance points
Figure GDA0002354279090000042
And
Figure GDA0002354279090000043
the characteristic values at the equilibrium points are each lambda1=-1.3532,λ2,30.1766 ± 1.2028j and λ1=-1.3532,λ2,30.1766 + -1.2028 j, Lee index L1=0.2101,L2=0,L3-1.2102, fractal dimension 2.1736;
(2) the first equation is linearized into a first order term, and the third equation is a third order term: system i becomes
Figure GDA0002354279090000044
In the formula, x, y and z are state variables, and a and m are parameters; system ii has three equilibrium points
Figure GDA0002354279090000045
And
Figure GDA0002354279090000046
characteristic value at equilibrium point is λ1=-1.8637,λ2,3=0.4319±1.1930j,λ1=0,λ2=0,λ 31 and λ ═ 1 and1=-1.8637,λ2,30.4319 ± 1.1930j, and a lith index of L1=0.1486,L2=0,L3-1.1486, fractal dimension 2.1294;
designing a circuit according to the chaotic system ii, wherein the circuit consists of three resistors, a capacitor and operational amplifier L F347BN and a multiplier AD633JN, the resistor and operational amplifier L F347BN realizes inverse addition and inverse operation, the capacitor and operational amplifier L F347BN realizes integral operation, and the multiplication is realized by the multiplier AD633 JN;
the input end of the second path of inverting adder is connected with the function S through a resistor R, the input end of the second path of inverting adder is connected with the other input end of the multiplier (A) through a resistor R, the integral output end of the second path of inverting adder is connected with the other input end of the multiplier (A) and is connected with one input end of the multiplier (A), the inverting output end of the second path of inverting adder is connected with the negative input end of the operational amplifier F347 (U4) and is connected with one input end of the multiplier (A), the inverting output end of the second path of inverting adder is connected with the negative input end of the operational amplifier F347 (U5) through a resistor R, the inverting output end of the operational amplifier F347 (U5) is connected with the other input end of the multiplier (A), the inverting input end of the third path of inverting adder is connected with the function F x through a resistor R, the inverting output end of the operational amplifier F347 (U5) is connected with the other input end of the multiplier (A), and the inverting adder (A) is connected with the other input end of the third path of inverting adder (R);
the sign circuit is designed according to the chaotic system ii, and comprises a resistor, an operational amplifier L F347BN and a multiplier, wherein the output end of the operational amplifier L F347BN (U4A) is connected with the negative input end of the operational amplifier L0F 347BN (U4B) through a resistor R20, the negative input end of the operational amplifier L F347BN (U4B) is connected with the output end of the operational amplifier L F347BN (U4B) through a resistor R22, the output end of the operational amplifier L F347BN (U4B) is connected with the other input end of the multiplier (A1), the output end of the multiplier A1 is connected with zsgn (y), the output end of the operational amplifier L F347L (U4L) is connected with the negative input end of the operational amplifier L F347L (U4L) through a resistor R L, and the output end of the operational amplifier L F347L (U4) is connected with the output end of the multiplier (U L A L, the output end of the operational amplifier L A L, the operational amplifier L A L, the output end of the operational amplifier L (U L);
an absolute value circuit is designed according to the chaotic system ii, the circuit is composed of a resistor, a diode and an operational amplifier L F347BN, a negative input end of the operational amplifier L F347BN (U5A) is connected to an output end of the operational amplifier 1F347 1 (U5 1) through a resistor R23 and a diode D1, a negative input end of the operational amplifier 1F347 1 (U5 1) is connected to the negative input end of the operational amplifier 1F347 1 (U5 1) through a resistor R1 and a resistor R1, a positive input end of the operational amplifier 1F347 1 (U5F 347), a positive input end of the operational amplifier 1F347 1 (U5F 1) is connected to the ground through a resistor R1, an output end of the operational amplifier 1F347 1 (U5F 1) is connected to the negative input end of the operational amplifier 1F347 1F (U1F) through a resistor R1F, a 1F347, a negative input end of the operational amplifier 1F 1, a negative input end (U5F 347) is connected to the operational amplifier 1F347 1F 1, a negative input end of the operational amplifier 1F 1 (1) is connected to the operational amplifier 1F 72F 1F 347) and a negative input end of the operational amplifier 1F347 1F347, the negative input end (U5F 347) is connected to the negative input end of the operational amplifier 1F 347) of the operational amplifier 1F347 1 (U1F 347) is connected to the operational amplifier 1F 347) and the negative input end of the operational amplifier 1F347 1F 347U 1F347 1F347 1F347, the negative input end of the operational;
designing a multiplication circuit according to the chaotic system ii, wherein the circuit consists of a multiplier, the output end of the multiplier (A4) outputs-xy, and the output end of the multiplier (A4) is connected with the other input end of the multiplier (A5); the output end of the multiplier (A5) outputs-xy | y |; the output end of the multiplier (A6) outputs x | x |; the output end of the multiplier (A3) is connected with yz; the output end of the multiplier (A7) outputs-y |;
designing a power supply circuit according to the chaotic system ii, wherein the circuit consists of a-1V power supply, the anode of the power supply is grounded, and the cathode of the power supply is connected with P1;
when S1 is connected with yz, S2 is connected with the first path of inverted output, S3 is connected with the second path of integral output, F (x) is connected with P1, G (x) is connected with xy, the circuit realizes a Sprotet B chaotic system i;
when S1 is connected with zsgn (y), S2 is connected with the first path of inverted output, S3 is connected with the second path of integral output, F (x) is connected with | x | and G (x) is connected with-xy | y |, the circuit realizes the chaotic system ii.
It is to be understood that the above description is not intended to limit the invention, and the invention is not limited to the above examples, and that various changes, modifications, additions and substitutions which may be made by one skilled in the art within the spirit and scope of the invention are included therein.

Claims (1)

1. The linear Sprott B chaotic system is a circuit with first and third terms, and is characterized in that:
(1) the original Sprott B chaotic system i is as follows:
Figure FDA0002354279080000011
in the formula, x, y and z are state variables, and a and m are parameters; system i has two balance points
Figure FDA0002354279080000012
And
Figure FDA0002354279080000013
the characteristic values at the equilibrium points are each lambda1=-1.3532,λ2,30.1766 ± 1.2028j and λ1=-1.3532,λ2,30.1766 + -1.2028 j, Lee index L1=0.2101,L2=0,L3-1.2102, fractal dimension 2.1736;
(2) the first equation is linearized into a first order term, and the third equation is a third order term: system i becomes
Figure FDA0002354279080000014
In the formula, x, y and z are state variables, and a and m are parameters; system ii has three equilibrium points
Figure FDA0002354279080000015
(0,0, z) and
Figure FDA0002354279080000016
characteristic value at equilibrium point is λ1=-1.8637,λ2,3=0.4319±1.1930j,λ1=0,λ2=0,λ31 and λ ═ 1 and1=-1.8637,λ2,30.4319 ± 1.1930j, and a lith index of L1=0.1486,L2=0,L3-1.1486, fractal dimension 2.1294;
designing a circuit according to the chaotic system ii, wherein the circuit consists of three resistors, a capacitor and operational amplifier L F347BN and a multiplier AD633JN, the resistor and operational amplifier L F347BN realizes inverse addition and inverse operation, the capacitor and operational amplifier L F347BN realizes integral operation, and the multiplication is realized by the multiplier AD633 JN;
the input end of the second path of inverting adder is connected with the function S through a resistor R, the input end of the second path of inverting adder is connected with the other input end of the multiplier (A) through a resistor R, the integral output end of the second path of inverting adder is connected with the other input end of the multiplier (A) and is connected with one input end of the multiplier (A), the inverting output end of the second path of inverting adder is connected with the negative input end of the operational amplifier F347 (U4) and is connected with one input end of the multiplier (A), the inverting output end of the second path of inverting adder is connected with the negative input end of the operational amplifier F347 (U5) through a resistor R, the inverting output end of the operational amplifier F347 (U5) is connected with the other input end of the multiplier (A), the inverting input end of the third path of inverting adder is connected with the function F x through a resistor R, the inverting output end of the operational amplifier F347 (U5) is connected with the other input end of the multiplier (A), and the inverting adder (A) is connected with the other input end of the third path of inverting adder (R);
the sign circuit is designed according to the chaotic system ii, and comprises a resistor, an operational amplifier L F347BN and a multiplier, wherein the output end of the operational amplifier L F347BN (U4A) is connected with the negative input end of the operational amplifier L0F 347BN (U4B) through a resistor R20, the negative input end of the operational amplifier L F347BN (U4B) is connected with the output end of the operational amplifier L F347BN (U4B) through a resistor R22, the output end of the operational amplifier L F347BN (U4B) is connected with the other input end of the multiplier (A1), the output end of the multiplier A1 is connected with zsgn (y), the output end of the operational amplifier L F347L (U4L) is connected with the negative input end of the operational amplifier L F347L (U4L) through a resistor R L, and the output end of the operational amplifier L F347L (U4) is connected with the output end of the multiplier (U L A L, the output end of the operational amplifier L A L, the operational amplifier L A L, the output end of the operational amplifier L (U L);
an absolute value circuit is designed according to the chaotic system ii, the circuit is composed of a resistor, a diode and an operational amplifier L F347BN, a negative input end of the operational amplifier L F347BN (U5A) is connected to an output end of the operational amplifier 1F347 1 (U5 1) through a resistor R23 and a diode D1, a negative input end of the operational amplifier 1F347 1 (U5 1) is connected to the negative input end of the operational amplifier 1F347 1 (U5 1) through a resistor R1 and a resistor R1, a positive input end of the operational amplifier 1F347 1 (U5F 347), a positive input end of the operational amplifier 1F347 1 (U5F 1) is connected to the ground through a resistor R1, an output end of the operational amplifier 1F347 1 (U5F 1) is connected to the negative input end of the operational amplifier 1F347 1F (U1F) through a resistor R1F, a 1F347, a negative input end of the operational amplifier 1F 1, a negative input end (U5F 347) is connected to the operational amplifier 1F347 1F 1, a negative input end of the operational amplifier 1F 1 (1) is connected to the operational amplifier 1F 72F 1F 347) and a negative input end of the operational amplifier 1F347 1F347, the negative input end (U5F 347) is connected to the negative input end of the operational amplifier 1F 347) of the operational amplifier 1F347 1 (U1F 347) is connected to the operational amplifier 1F 347) and the negative input end of the operational amplifier 1F347 1F 347U 1F347 1F347 1F347, the negative input end of the operational;
designing a multiplication circuit according to the chaotic system ii, wherein the circuit consists of a multiplier, the output end of the multiplier (A4) outputs-xy, and the output end of the multiplier (A4) is connected with the other input end of the multiplier (A5); the output end of the multiplier (A5) outputs-xy | y |; the output end of the multiplier (A6) outputs x | x |; the output end of the multiplier (A3) is connected with yz; the output end of the multiplier (A7) outputs-y |;
designing a power supply circuit according to the chaotic system ii, wherein the circuit consists of a-1V power supply, the anode of the power supply is grounded, and the cathode of the power supply is connected with P1;
when S1 is connected with yz, S2 is connected with the first path of inverted output, S3 is connected with the second path of integral output, F (x) is connected with P1, G (x) is connected with xy, the circuit realizes a Sprotet B chaotic system i;
when S1 is connected with zsgn (y), S2 is connected with the first path of inverted output, S3 is connected with the second path of integral output, F (x) is connected with | x | and G (x) is connected with-xy | y |, the circuit realizes the chaotic system ii.
CN201710936609.3A 2016-05-22 2016-05-22 Circuit for linearizing Sprott B chaotic system into first and third terms Active CN107437989B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201710936609.3A CN107437989B (en) 2016-05-22 2016-05-22 Circuit for linearizing Sprott B chaotic system into first and third terms

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201610340868.5A CN106059744B (en) 2016-05-22 2016-05-22 Linearization Circuit of Sprott B Chaotic System
CN201710936609.3A CN107437989B (en) 2016-05-22 2016-05-22 Circuit for linearizing Sprott B chaotic system into first and third terms

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CN201610340868.5A Division CN106059744B (en) 2016-05-22 2016-05-22 Linearization Circuit of Sprott B Chaotic System

Publications (2)

Publication Number Publication Date
CN107437989A CN107437989A (en) 2017-12-05
CN107437989B true CN107437989B (en) 2020-07-17

Family

ID=57177299

Family Applications (6)

Application Number Title Priority Date Filing Date
CN201710935244.2A Active CN107453859B (en) 2016-05-22 2016-05-22 Circuits for linearizing Sprott B chaotic systems into quadratic and cubic terms
CN201710936609.3A Active CN107437989B (en) 2016-05-22 2016-05-22 Circuit for linearizing Sprott B chaotic system into first and third terms
CN201710935732.3A Active CN107483176B (en) 2016-05-22 2016-05-22 Circuit for linearizing Sprott B chaotic system into quadratic term
CN201710936623.3A Active CN107453860B (en) 2016-05-22 2016-05-22 Circuit for linearizing Sprott B chaotic system into quadratic terms and quadratic terms
CN201710935037.7A Active CN107483175B (en) 2016-05-22 2016-05-22 Circuit taking linear Sprott B chaotic system as first-order term
CN201610340868.5A Active CN106059744B (en) 2016-05-22 2016-05-22 Linearization Circuit of Sprott B Chaotic System

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CN201710935244.2A Active CN107453859B (en) 2016-05-22 2016-05-22 Circuits for linearizing Sprott B chaotic systems into quadratic and cubic terms

Family Applications After (4)

Application Number Title Priority Date Filing Date
CN201710935732.3A Active CN107483176B (en) 2016-05-22 2016-05-22 Circuit for linearizing Sprott B chaotic system into quadratic term
CN201710936623.3A Active CN107453860B (en) 2016-05-22 2016-05-22 Circuit for linearizing Sprott B chaotic system into quadratic terms and quadratic terms
CN201710935037.7A Active CN107483175B (en) 2016-05-22 2016-05-22 Circuit taking linear Sprott B chaotic system as first-order term
CN201610340868.5A Active CN106059744B (en) 2016-05-22 2016-05-22 Linearization Circuit of Sprott B Chaotic System

Country Status (1)

Country Link
CN (6) CN107453859B (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109167658B (en) * 2018-10-31 2024-08-09 史林鑫 Three-order hysteresis nonlinear chaotic circuit
CN112152773B (en) * 2019-06-28 2022-08-02 天津科技大学 A three-dimensional improved Sprott-A chaotic system and its circuit implementation
CN112422264B (en) * 2019-08-23 2022-05-20 天津科技大学 Generalized Sprott-A system with three clusters of conservative chaotic streams and circuit implementation thereof
CN112422259B (en) * 2019-08-23 2022-08-02 天津科技大学 A Construction Method of Generalized Sprott-A System with Eight Conservative Chaos Flows
CN112422258B (en) * 2019-08-23 2022-07-29 天津科技大学 A Construction Method of Improved Sprott-A System with Single-cluster Conservative Chaotic Flow
CN112422261B (en) * 2019-08-23 2022-05-20 天津科技大学 Generalized Sprotet-A system with four cluster conservative chaotic streams and construction method thereof
CN112422263B (en) * 2019-08-23 2022-05-20 天津科技大学 Generalized Sprott-A system with three-dimensional 3 x 2 cluster conservative chaotic stream and circuit implementation thereof
CN112422766B (en) * 2019-08-23 2022-07-29 天津科技大学 Generalized Sprott-A system with three-dimensional 2 x 1 cluster conservative chaotic stream and circuit implementation thereof
CN113078995A (en) * 2021-04-23 2021-07-06 上海理工大学 High-complexity four-dimensional hyperchaotic circuit
CN117176318B (en) * 2023-08-14 2024-02-20 常州大学 Multi-scroll chaotic attractor generation system

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN203984440U (en) * 2014-07-15 2014-12-03 杭州电子科技大学 Two chaos circuits that non-linear natural exponential function is realized
CN204166775U (en) * 2014-11-07 2015-02-18 山东外国语职业学院 Biousse banding pattern cell neural network chaos circuit is bought on three rank
CN105207769A (en) * 2015-09-09 2015-12-30 王忠林 Memristor-based four-wing hyper-chaotic system self-adaptive synchronization method and circuit
CN105376049A (en) * 2015-11-25 2016-03-02 北京工商大学 Disturbance rejection control design method for constructing hyperchaotic system

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6854058B2 (en) * 2001-04-23 2005-02-08 The United States Of America As Represented By The Secretary Of The Navy Low-interference communications device using chaotic signals
US7076065B2 (en) * 2001-05-11 2006-07-11 Lockheed Martin Corporation Chaotic privacy system and method
US7847651B2 (en) * 2006-06-14 2010-12-07 Samsung Electronics Co., Ltd. Method of and apparatus to generate pulse width modulated signal from sampled digital signal by chaotic modulation
CN101800512B (en) * 2010-01-19 2011-09-28 江苏技术师范学院 Chaotic signal source with linearly adjustable dynamic amplitude
CN102611388B (en) * 2012-03-26 2015-04-22 常州大学 One-parameter robust chaotic signal source
CN102957530B (en) * 2012-10-18 2015-07-15 江苏经贸职业技术学院 Novel chaos source based on quadratic-term nonlinear effect and signal amplitude
CN103001761A (en) * 2012-11-05 2013-03-27 王少夫 Four-dimensional chaotic system and device thereof
CN103117848A (en) * 2013-01-17 2013-05-22 王少夫 Seven-dimensional chaotic system
CN103199987A (en) * 2013-03-29 2013-07-10 王少夫 Three-dimensional chaotic system containing four parameters
CN103634099B (en) * 2013-12-19 2017-01-25 哈尔滨理工大学 Five-dimensional chaotic system and chaotic signal generator based on five-dimensional chaotic system
CN103731256B (en) * 2014-01-03 2015-04-01 滨州学院 Three-dimensional non-balance-point chaotic system and artificial circuit implementation method
CN104184575A (en) * 2014-08-30 2014-12-03 胡春华 Rikitake-system-based four-dimensional non-balance-point hyperchaotic system and simulation circuit
CN104202140A (en) * 2014-08-31 2014-12-10 王春梅 Four-dimensional balance point-free hyperchaotic system based on five-simplest chaotic system, and analogue circuit
CN105227291B (en) * 2015-09-01 2017-12-12 胜利油田东强机电设备制造有限公司 A kind of three-dimensional four-winged chaotic attractor continuous chaotic system circuit
CN105099660B (en) * 2015-09-01 2017-03-08 程相森 A kind of three equilibrium point four-winged chaotic attractor chaos circuits containing absolute value
CN105099657A (en) * 2015-09-01 2015-11-25 王晓红 Left-leaning three-dimensional single-scroll chaotic system and circuit

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN203984440U (en) * 2014-07-15 2014-12-03 杭州电子科技大学 Two chaos circuits that non-linear natural exponential function is realized
CN204166775U (en) * 2014-11-07 2015-02-18 山东外国语职业学院 Biousse banding pattern cell neural network chaos circuit is bought on three rank
CN105207769A (en) * 2015-09-09 2015-12-30 王忠林 Memristor-based four-wing hyper-chaotic system self-adaptive synchronization method and circuit
CN105376049A (en) * 2015-11-25 2016-03-02 北京工商大学 Disturbance rejection control design method for constructing hyperchaotic system

Also Published As

Publication number Publication date
CN107483176B (en) 2020-06-05
CN107483176A (en) 2017-12-15
CN106059744A (en) 2016-10-26
CN107453860B (en) 2020-06-05
CN107453859A (en) 2017-12-08
CN107453860A (en) 2017-12-08
CN107483175A (en) 2017-12-15
CN107453859B (en) 2020-06-02
CN107483175B (en) 2020-06-05
CN106059744B (en) 2017-12-22
CN107437989A (en) 2017-12-05

Similar Documents

Publication Publication Date Title
CN107437989B (en) Circuit for linearizing Sprott B chaotic system into first and third terms
Tao et al. Adaptive control of nonsmooth dynamic systems
Shi et al. Robust control of robotic manipulators based on integral sliding mode
CN103152163A (en) Fractional order hyper chaotic system and projection synchronization method thereof
CN109839894B (en) Control method of bilateral teleoperation system
CN108155833A (en) Consider the motor servo system Asymptotic Stability control method of electrical characteristic
Ge et al. Chaos in a generalized van der Pol system and in its fractional order system
CN109039581A (en) A kind of simple chaos system circuit of output Lorenz type switching attractor
CN106888022A (en) A kind of high-resolution current/frequency conversion circuit
Zhang et al. Fractional‐order iterative sliding mode control based on the neural network for manipulator
CN113377006B (en) A Global Fast Terminal Sliding Mode Control Method Based on Invariant Manifold Observer
CN108710290A (en) A kind of design method for High Order Nonlinear System recurrence integral terminal sliding mode face
CN106610582B (en) The compensation method of electric steering engine performance change as caused by variation of ambient temperature
Franch et al. Differential Flatness of a Class of $ n $-DOF Planar Manipulators Driven by 1 or 2 Actuators
Wang et al. Nonlinear cascade control of an electro‐hydraulic actuator with large payload variation
CN110569767A (en) Motion parameter identification method, system, device and computer-readable storage medium
CN104270046B (en) Motor control method based on speed and current two dimension fuzzy Model Self-Learning
Merriam Smoothing and the second law
CN114310894B (en) Measurement output feedback control method of fourth-order uncertain nonlinear mechanical arm system
CN103220125A (en) Three-dimensional chaotic system including three parameters and device thereof
Talebi et al. Experimental results on tracking control of a flexible-link manipulator: a new output re-definition approach
Gonzalez et al. A discrete approach to the control and synchronization of a class of chaotic oscillators
Zhang et al. Any ZeaD formula of six instants having no quartic or higher precision with proof
Zhu et al. Study on friction compensation for gun control system of tank based on ADRC
CN119960311A (en) Robot contact force estimation method and system based on high-order finite-time observer

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
TA01 Transfer of patent application right
TA01 Transfer of patent application right

Effective date of registration: 20200624

Address after: 314005 Xinfeng Industrial Park, Nanhu District, Zhejiang, Jiaxing

Applicant after: Zhejiang Zhongchao New Material Co.,Ltd.

Address before: 256603 Shandong Province, where the office of the West circle of the central village of Wang, No., No. 6

Applicant before: Yang Jingmei

GR01 Patent grant
GR01 Patent grant