[go: up one dir, main page]

CN107070631B - Design method of multi-scroll chaotic attractor circuit - Google Patents

Design method of multi-scroll chaotic attractor circuit Download PDF

Info

Publication number
CN107070631B
CN107070631B CN201710100403.7A CN201710100403A CN107070631B CN 107070631 B CN107070631 B CN 107070631B CN 201710100403 A CN201710100403 A CN 201710100403A CN 107070631 B CN107070631 B CN 107070631B
Authority
CN
China
Prior art keywords
resistor
comparator
terminal
inverting input
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201710100403.7A
Other languages
Chinese (zh)
Other versions
CN107070631A (en
Inventor
李华海
吴海全
郭世文
余新
师瑞文
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Grandsun Electronics Co Ltd
Original Assignee
Shenzhen Grandsun Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Grandsun Electronics Co Ltd filed Critical Shenzhen Grandsun Electronics Co Ltd
Priority to CN201710100403.7A priority Critical patent/CN107070631B/en
Publication of CN107070631A publication Critical patent/CN107070631A/en
Application granted granted Critical
Publication of CN107070631B publication Critical patent/CN107070631B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/001Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols using chaotic signals
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L2209/00Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
    • H04L2209/12Details relating to cryptographic hardware or logic circuitry

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Manipulation Of Pulses (AREA)
  • External Artificial Organs (AREA)

Abstract

The invention relates to the technical field of nonlinear dynamics, and provides a design method of a multi-scroll chaotic attractor circuit, which comprises the following steps: acquiring a reference state equation according to the state equation and the symbol function of the double-scroll Chua's circuit; generating a circuit state equation according to the multi-scroll Chua's circuit and the symbol function generating circuit; and acquiring device parameters in the multi-scroll Chua's circuit and the symbol function generating circuit according to the reference state equation and the circuit state equation. The invention constructs a new nonlinear generation chaotic multi-scroll attraction subsystem model by introducing a symbol function on the basis of the existing Chua's circuit, the system is stable and reliable and is easy to debug, 2n scrolls can be obtained by utilizing computer simulation, and a plurality of scrolls can be obtained in an actual hardware circuit.

Description

一种多涡卷混沌吸引子电路的设计方法A design method for multi-scroll chaotic attractor circuit

技术领域Technical field

本发明涉及非线性动力学技术领域,尤其涉及一种多涡卷混沌吸引子电路的设计方法。The invention relates to the technical field of nonlinear dynamics, and in particular to a design method of a multi-scroll chaotic attractor circuit.

背景技术Background technique

目前,混动领域先后提出利用正弦函数、三角波序列以及时滞函数等产生多涡卷的方法,且利用计算机模拟出10个以上涡卷的混沌吸引子也已经不奇怪了,但要从实际硬件电路中产生大于10个以上涡卷的混沌吸引子却并非易事,从现有文献报道来看,利用典型蔡氏电路获得单方向上11个涡卷的硬件实验结果是最新研究成果。同时研究表明,利用低维简单混沌系统的加密已经可以被破译,而性态复杂的高维多涡卷还难以被破译,综上所述,现有技术中存在难以从硬件电路中产生多涡卷的混沌吸引子的问题。At present, in the hybrid field, methods have been proposed to use sine functions, triangular wave sequences, and time-delay functions to generate multiple scrolls. It is not surprising to use computers to simulate the chaotic attractor of more than 10 scrolls. However, it depends on the actual hardware. It is not easy to generate a chaotic attractor with more than 10 scrolls in a circuit. Judging from existing literature reports, the hardware experimental results of using a typical Chua circuit to obtain 11 scrolls in one direction are the latest research results. At the same time, research shows that encryption using low-dimensional simple chaotic systems can be deciphered, but high-dimensional multi-scrolls with complex behavior are still difficult to decipher. In summary, it is difficult to generate multi-vortices from hardware circuits in the existing technology. The problem of chaotic attractors of volumes.

发明内容Contents of the invention

本发明的目的在于提供一种多涡卷混沌吸引子电路的设计方法,旨在解决现有技术中存在难以从硬件电路中产生多涡卷的混沌吸引子的问题。The purpose of the present invention is to provide a design method for a multi-scroll chaotic attractor circuit, aiming to solve the problem in the prior art that it is difficult to generate a multi-scroll chaotic attractor from a hardware circuit.

本发明是这样实现的,第一方面提供一种多涡卷混沌吸引子电路的设计方法,其特征在于,所述设计方法包括:The present invention is implemented as follows. The first aspect provides a design method for a multi-scroll chaotic attractor circuit, which is characterized in that the design method includes:

根据双涡卷蔡氏电路的状态方程和符号函数获取基准状态方程;Obtain the baseline state equation based on the state equation and sign function of the double scroll Chua's circuit;

根据多涡卷蔡氏电路和符号函数产生电路生成电路状态方程;Generate circuit state equations based on multiscroll Chua's circuits and symbolic function generation circuits;

根据基准状态方程和电路状态方程获取多涡卷蔡氏电路和符号函数产生电路中的器件参数。The device parameters in the multi-scroll Chua's circuit and the symbolic function generation circuit are obtained according to the reference state equation and the circuit state equation.

本发明提供一种多涡卷混沌吸引子电路的设计方法,在现有的蔡氏电路的基础上引入符号函数,构造新的非线性产生混沌多涡卷吸引子系统模型,此系统稳定可靠、易于调试,利用计算机模拟可以得到2n个涡卷,在实际硬件电路能获得多个涡卷。The present invention provides a design method for a multi-scroll chaotic attractor circuit. On the basis of the existing Chua's circuit, a symbolic function is introduced to construct a new nonlinear chaotic multi-scroll attractor system model. This system is stable, reliable, and easy to use. During debugging, computer simulation can be used to obtain 2n scrolls, and multiple scrolls can be obtained in actual hardware circuits.

附图说明Description of the drawings

为了更清楚地说明本发明实施例中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本发明的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动性的前提下,还可以根据这些附图获得其他的附图。In order to more clearly illustrate the technical solutions in the embodiments of the present invention, the drawings needed to be used in the description of the embodiments or prior art will be briefly introduced below. Obviously, the drawings in the following description are only illustrative of the present invention. For some embodiments, for those of ordinary skill in the art, other drawings can be obtained based on these drawings without exerting creative efforts.

图1是本发明一种实施例提供的一种多涡卷混沌吸引子设计方法的流程图;Figure 1 is a flow chart of a multi-scroll chaotic attractor design method provided by an embodiment of the present invention;

图2是本发明一种实施例提供的双涡卷蔡氏电路的电路图;Figure 2 is a circuit diagram of a double scroll Chua's circuit provided by an embodiment of the present invention;

图3是本发明一种实施例提供的双涡卷蔡氏电路中的蔡氏二极管伏安特性曲线图;Figure 3 is a Chua diode volt-ampere characteristic curve diagram in a double-scroll Chua circuit provided by an embodiment of the present invention;

图4是本发明一种实施例提供的一种多涡卷混沌吸引子设计方法的符号函数的平衡点示意图;Figure 4 is a schematic diagram of the equilibrium point of the sign function of a multi-scroll chaotic attractor design method provided by an embodiment of the present invention;

图5是本发明一种实施例提供的一种多涡卷混沌吸引子设计方法中的李雅普诺夫谱示意图;Figure 5 is a schematic diagram of the Lyapunov spectrum in a multi-scroll chaotic attractor design method provided by an embodiment of the present invention;

图6是本发明一种实施例提供的一种多涡卷混沌吸引子设计方法的2至4中偶数个涡卷混沌吸引子的MATLAB仿真结果;Figure 6 is a MATLAB simulation result of an even number of scroll chaotic attractors from 2 to 4 of a multi-scroll chaotic attractor design method provided by an embodiment of the present invention;

图7是本发明一种实施例提供的一种多涡卷混沌吸引子设计方法中的基本蔡氏电路的电路图;Figure 7 is a circuit diagram of a basic Chua circuit in a multi-scroll chaotic attractor design method provided by an embodiment of the present invention;

图8是本发明一种实施例提供的一种多涡卷混沌吸引子设计方法中的多涡旋蔡氏电路的电路图;Figure 8 is a circuit diagram of a multi-vortex Chua's circuit in a multi-vortex chaotic attractor design method provided by an embodiment of the present invention;

图9(a)至图9(g)是本发明一种实施例提供的一种多涡卷混沌吸引子设计方法的在模拟示波器上的实验结果图。Figures 9(a) to 9(g) are diagrams of experimental results on a simulated oscilloscope of a multi-scroll chaotic attractor design method provided by an embodiment of the present invention.

具体实施方式Detailed ways

为了使本发明的目的、技术方案及优点更加清楚明白,以下结合附图及实施例,对本发明进行进一步详细说明。应当理解,此处所描述的具体实施例仅仅用以解释本发明,并不用于限定本发明。In order to make the purpose, technical solutions and advantages of the present invention more clear, the present invention will be further described in detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described here are only used to explain the present invention and are not intended to limit the present invention.

为了说明本发明的技术方案,下面通过具体实施例来进行说明。In order to illustrate the technical solution of the present invention, specific examples will be described below.

本发明实施例提供一种多涡卷混沌吸引子设计方法,如图1所示,所述设计方法包括:An embodiment of the present invention provides a multi-scroll chaotic attractor design method, as shown in Figure 1. The design method includes:

步骤S101.根据双涡卷蔡氏电路的状态方程和符号函数获取基准状态方程。Step S101. Obtain the reference state equation according to the state equation and sign function of the double scroll Chua's circuit.

在本发明实施例中,如图2所示,具体的,双涡卷蔡氏电路包括电感、电阻、第一电容、第二电容以及二极管,所述电感的第一端连接所述电阻的第一端和所述第二电容的第一端,所述电阻的第二端连接所述第一电容的第一端和二极管的输入端,所述电感的第二端连接所述第二电容的第二端、所述第一电容的第二端以及所述二极管的输出端。In the embodiment of the present invention, as shown in Figure 2, specifically, a double scroll Chua's circuit includes an inductor, a resistor, a first capacitor, a second capacitor and a diode. The first end of the inductor is connected to the first end of the resistor. terminal and the first terminal of the second capacitor, the second terminal of the resistor is connected to the first terminal of the first capacitor and the input terminal of the diode, and the second terminal of the inductor is connected to the third terminal of the second capacitor. two terminals, the second terminal of the first capacitor and the output terminal of the diode.

根据双涡卷蔡氏电路获取的状态方程为:The state equation obtained from the double scroll Chua's circuit is:

其中,双涡卷蔡氏电路包括电感L、电阻R、第一电容C1以及第二电容C2,V1为第一电容电压,V2为第二电容电压,如图3所示,g(Vc1)=G1V1+0.5(G0-G1)(|V1+E|-|V1-E|)为蔡氏二极管电阻特性曲线,G1和G0为常系数,E为转折点电压;Among them, the double scroll Chua's circuit includes an inductor L, a resistor R, a first capacitor C1 and a second capacitor C2. V1 is the voltage of the first capacitor, and V2 is the voltage of the second capacitor. As shown in Figure 3, g(Vc 1 ) = G 1 V 1 +0.5(G 0 -G 1 )(|V 1 +E|-|V 1 -E|) is the Chua diode resistance characteristic curve, G1 and G0 are constant coefficients, and E is the turning point voltage;

根据状态方程和符号函数获取基准状态方程为:Obtaining the baseline state equation based on the state equation and symbolic function is:

其中,A=10,B=15,/> in, A=10,B=15,/>

下面以产生14涡卷混沌吸引子为例,此时对基准状态方程求解平衡点,就是求解基准状态方程的零点,令方程右边等于零,化简得:The following is an example of generating 14 scroll chaotic attractors. At this time Solving the equilibrium point of the benchmark state equation means solving the zero point of the benchmark state equation, making the right side of the equation equal to zero, and simplifying it to:

系统的平衡点即为h(x)=x-f(x)的零点,h(x)零点如图4所示:The equilibrium point of the system is the zero point of h(x)=x-f(x). The zero point of h(x) is shown in Figure 4:

显然在x∈(2i,2i+2)区间内,f(x)是连续的,系统的平衡点落在(2i,2i+2)区间内。由图3可知,稳定平衡点就是符号函数的阶梯型图形与直线x=f(x)的交点ei=2i+1,且这种稳定平衡点有14个。此外,图4中还有13个跳跃点,即系统的不稳定平衡点ei=2i。由图可知,在x∈(-14,14)区间内,h(x)满足在每一个连续(2i,2i+2)区间内有且只有有限个第一类间断点,并且至多只有有限个极值点。据傅里叶级数收敛定理可知,h(x)的傅里叶级数收敛,并且当x是h(x)的连续点时,级数收敛于h(x);当x是h(x)的间断点时,级数收敛于因此,而在每个连续区间内系统可产生混沌涡卷,在每个间断点处系统都有一同宿解,同宿轨将区域间的涡卷连接起来,从而使系统形成14涡卷吸引子。即在稳定平衡点处,对应着涡卷区,而在不稳定平衡点处对应着键波区。如此类推,当n取定一个值时,系统就能产生2n+2涡卷吸引子。Obviously within the interval x∈(2i,2i+2), f(x) is continuous, and the equilibrium point of the system falls within the interval (2i,2i+2). It can be seen from Figure 3 that the stable equilibrium point is the intersection e i =2i+1 of the ladder-shaped graph of the symbolic function and the straight line x=f(x), and there are 14 such stable equilibrium points. In addition, there are 13 jump points in Figure 4, which are the unstable equilibrium points of the system e i = 2i. It can be seen from the figure that in the interval of Extreme point. According to the Fourier series convergence theorem, the Fourier series of h(x) converges, and when x is a continuous point of h(x), the series converges to h(x); when x is h(x) ), the series converges to Therefore, the system can produce chaotic vortices in each continuous interval, and the system has a homoclinic solution at each discontinuity point. The homoclinic orbit connects the vortices between regions, so that the system forms a 14-vortex attractor. That is, the stable equilibrium point corresponds to the scroll region, and the unstable equilibrium point corresponds to the key wave region. By analogy, when n takes a certain value, the system can produce 2n+2 vortex attractors.

进一步分析基准状态方程的混沌特性,并以产生14涡卷为例,应用MATLAB软件编写计算程序,仿真得到的李雅普诺夫指数谱如图5所示。系统的李雅普诺夫指数分别为:LE1=0.209524,LE2=0.202634,LE3=-2.840734,李雅普诺夫维数为:LD=2.1451。由基准状态方程式可知,系统的散度而LE1+LE2+LE3=-2.428571,因此,计算得到的李雅普诺夫指数是合理的。其次,此系统产生维数LD=2.1451奇怪吸引子,符合混沌吸引子的几何特征。The chaotic characteristics of the benchmark state equation were further analyzed, and the generation of 14 scrolls was taken as an example. MATLAB software was used to write the calculation program. The Lyapunov exponent spectrum obtained by simulation is shown in Figure 5. The Lyapunov exponents of the system are: LE1=0.209524, LE2=0.202634, LE3=-2.840734, and the Lyapunov dimension is: LD=2.1451. It can be seen from the basic state equation that the divergence of the system And LE1+LE2+LE3=-2.428571, therefore, the calculated Lyapunov index is reasonable. Secondly, this system produces a strange attractor with dimension LD = 2.1451, which is consistent with the geometric characteristics of chaotic attractors.

对基准状态方程式系统采用龙格-库塔法积分,时间长度T=(0,800),初始值{x,y,z}={0.01,0.02,0.03}。MATLAB仿真结果如图6所示。图6中,A、B、C、D、E、F、G、H分别为2、4、6、8、10、12、14个涡卷X-Y方向相图和14涡卷的X-Z相图。仿真结果表明,该系统可以产生多涡卷混沌吸引子。The Runge-Kutta method is used for integration of the base state equation system, the time length T = (0, 800), and the initial values {x, y, z} = {0.01, 0.02, 0.03}. The MATLAB simulation results are shown in Figure 6. In Figure 6, A, B, C, D, E, F, G and H are the X-Y direction phase diagrams of 2, 4, 6, 8, 10, 12 and 14 scrolls and the X-Z phase diagram of 14 scrolls respectively. Simulation results show that the system can generate multi-scroll chaotic attractors.

步骤S102.根据多涡卷蔡氏电路和符号函数产生电路生成电路状态方程。Step S102. Generate a circuit state equation based on the multi-scroll Chua's circuit and the sign function generation circuit.

在本发明实施例中,如图7所示,具体的,多涡卷蔡氏电路包括电阻R01、电阻R02、电阻R03、电阻R04、电阻R05、电阻R06、电阻R07、电阻R08、电阻R09、电阻R11、电阻R12、电阻R13、电阻R21、电阻R22、电阻R23、电阻R31、电阻Rf1、电阻Rf2、电阻Rf3、电容C01、电容C02、电容C03、比较器U1、比较器U2、比较器U3、比较器U4、比较器U5、比较器U6、比较器U7、比较器U8以及比较器U9;In the embodiment of the present invention, as shown in Figure 7, specifically, the multi-scroll Chua's circuit includes resistor R01, resistor R02, resistor R03, resistor R04, resistor R05, resistor R06, resistor R07, resistor R08, resistor R09, resistor R11, resistor R12, resistor R13, resistor R21, resistor R22, resistor R23, resistor R31, resistor Rf1, resistor Rf2, resistor Rf3, capacitor C01, capacitor C02, capacitor C03, comparator U1, comparator U2, comparator U3, Comparator U4, comparator U5, comparator U6, comparator U7, comparator U8 and comparator U9;

电阻R13的第一端为所述多涡卷蔡氏电路的第一输入端,所述电阻R13的第二端连接所述比较器U1的反相输入端、电阻R11的第一端、电阻R12的第一端以及电阻Rf1的第一端,电阻R11的第二端连接比较器U7的输出端,电阻R12的第二端连接比较器U5的输出端、电容C02的第一端以及电阻R05的第一端,电阻Rf1的第二端连接比较器U1的输出端和电阻R01的第一端,电阻R01的第二端连接比较器U4的反相输入端和电容C01的第一端,电容C01的第二端、比较器U4的输出端、电阻R04的第一端以及电阻R21的第一端共接并构成多涡卷蔡氏电路的第二输入端,电阻R04的第二端连接电阻R07的第一端和比较器U7的反相输入端,电阻R07的第二端和比较器U7的输出端,电阻R21的第二端连接电阻R22的第一端、电阻R23的第一端、电阻Rf2的第一端以及比较器U2的反相输入端,电阻R22的第二端连接比较器U8的输出端、电阻R31的第一端以及电阻R08的第一端,电阻R23的第二端连接电容C03的第一端、比较器U6的输出端以及电阻R06的第一端,电阻Rf2的第二端连接比较器U2的输出端和电阻R02的第一端,电阻R02的第二端连接电容C02的第二端以及比较器U5的反相输入端,电阻R05的第二端连接电阻R08的第二端和比较器U8的反相输入端,电阻R31的第二端连接比较器U3的反相输入端和电阻Rf3的第一端,电阻Rf3的第二端连接比较器U3的输出端和电阻R03的第一端,电阻R03的第二端连接比较器U6的反相输入端和电容C03的第二端,电阻R06的第二端连接比较器U9的反相输入端和电阻R09的第一端,电阻R09的第二端与比较器U9的输出端共接并构成多涡卷蔡氏电路的输出端,比较器U1的同相输入端、比较器U2的同相输入端、比较器U3的同相输入端、比较器U4的同相输入端、比较器U5的同相输入端、比较器U6的同相输入端、比较器U7的同相输入端、比较器U8的同相输入端以及比较器U9的同相输入端接地。The first end of the resistor R13 is the first input end of the multi-scroll Chua's circuit, and the second end of the resistor R13 is connected to the inverting input end of the comparator U1, the first end of the resistor R11, and the inverting input end of the resistor R12. The first terminal and the first terminal of the resistor Rf1, the second terminal of the resistor R11 are connected to the output terminal of the comparator U7, the second terminal of the resistor R12 is connected to the output terminal of the comparator U5, the first terminal of the capacitor C02 and the third terminal of the resistor R05. One end, the second end of the resistor Rf1 is connected to the output end of the comparator U1 and the first end of the resistor R01, the second end of the resistor R01 is connected to the inverting input end of the comparator U4 and the first end of the capacitor C01, the capacitor C01 The second terminal, the output terminal of the comparator U4, the first terminal of the resistor R04 and the first terminal of the resistor R21 are connected together and form the second input terminal of the multi-scroll Chua's circuit. The second terminal of the resistor R04 is connected to the third terminal of the resistor R07. One end is connected to the inverting input end of comparator U7, the second end of resistor R07 is connected to the output end of comparator U7, and the second end of resistor R21 is connected to the first end of resistor R22, the first end of resistor R23, and the first end of resistor Rf2. The first terminal and the inverting input terminal of the comparator U2, the second terminal of the resistor R22 is connected to the output terminal of the comparator U8, the first terminal of the resistor R31 and the first terminal of the resistor R08, and the second terminal of the resistor R23 is connected to the capacitor C03 The first end of the comparator U6 and the first end of the resistor R06. The second end of the resistor Rf2 is connected to the output end of the comparator U2 and the first end of the resistor R02. The second end of the resistor R02 is connected to the capacitor C02. The second terminal of the resistor R05 is connected to the inverting input terminal of the comparator U5. The second terminal of the resistor R05 is connected to the second terminal of the resistor R08 and the inverting input terminal of the comparator U8. The second terminal of the resistor R31 is connected to the inverting input terminal of the comparator U3. terminal and the first terminal of resistor Rf3, the second terminal of resistor Rf3 is connected to the output terminal of comparator U3 and the first terminal of resistor R03, the second terminal of resistor R03 is connected to the inverting input terminal of comparator U6 and the third terminal of capacitor C03. Two ends, the second end of the resistor R06 is connected to the inverting input end of the comparator U9 and the first end of the resistor R09. The second end of the resistor R09 is commonly connected to the output end of the comparator U9 and forms the output of the multi-scroll Chua circuit. terminal, the non-inverting input terminal of comparator U1, the non-inverting input terminal of comparator U2, the non-inverting input terminal of comparator U3, the non-inverting input terminal of comparator U4, the non-inverting input terminal of comparator U5, the non-inverting input terminal of comparator U6, The non-inverting input terminal of comparator U7, the non-inverting input terminal of comparator U8 and the non-inverting input terminal of comparator U9 are grounded.

在本发明实施例中,如图8所示,具体的,符号函数产生电路包括电池E1、电池E2、电阻R41、电阻R42、电阻R43、电阻R44、电阻R45、电阻R46、电阻R47、电阻R48、电阻R49、电阻R50、电阻R51、电阻R52、电阻R53、电阻R54、电阻R55、电阻R56、电阻R57、电阻R58、电阻R59、电阻R60、电阻R61、电阻R62、电阻R63、电阻R64、电阻R65、电阻R66、电阻R67、电阻R68、比较器U11、比较器U12、比较器U13、比较器U14、比较器U15、比较器U16、比较器U17、比较器U18、比较器U19、比较器U20、比较器U21、比较器U22、比较器U23、比较器U24、比较器U25、开关S1、开关S2、开关S3、开关S4、开关S5以及开关S6;In the embodiment of the present invention, as shown in Figure 8, specifically, the symbolic function generation circuit includes battery E1, battery E2, resistor R41, resistor R42, resistor R43, resistor R44, resistor R45, resistor R46, resistor R47, resistor R48 , Resistor R49, Resistor R50, Resistor R51, Resistor R52, Resistor R53, Resistor R54, Resistor R55, Resistor R56, Resistor R57, Resistor R58, Resistor R59, Resistor R60, Resistor R61, Resistor R62, Resistor R63, Resistor R64, Resistor R65, resistor R66, resistor R67, resistor R68, comparator U11, comparator U12, comparator U13, comparator U14, comparator U15, comparator U16, comparator U17, comparator U18, comparator U19, comparator U20 , comparator U21, comparator U22, comparator U23, comparator U24, comparator U25, switch S1, switch S2, switch S3, switch S4, switch S5 and switch S6;

比较器U24的同相输入端为符号函数产生电路的第一输出端,比较器U24的反相输入端连接比较器U24的输出端、比较器U11的反相输入端、比较器U12的反相输入端、比较器U13的反相输入端、比较器U14的反相输入端、比较器U15的反相输入端、比较器U16的反相输入端、比较器U17的反相输入端、比较器U18的反相输入端、比较器U19的反相输入端、比较器U20的反相输入端、比较器U21的反相输入端、比较器U22的反相输入端以及比较器U23的反相输入端,比较器U11的同相输入端连接电阻R41的第二端和电阻R42的第一端,比较器U12的同相输入端连接电阻R42的第二端和电阻R43的第一端,比较器U13的同相输入端连接电阻R43的第二端和电阻R44的第一端,比较器U14的同相输入端连接电阻R44的第二端和电阻R45的第一端,比较器U15的同相输入端连接电阻R45的第二端和电阻R46的第一端,比较器U16的同相输入端连接电阻R46的第二端和电阻R47的第一端,比较器U16的同相输入端、电阻R47的第二端以及电阻R67的第二端共接于地,比较器U18的同相输入端连接电阻R61的第二端和电阻R62的第一端,比较器U19的同相输入端连接电阻R62的第二端和电阻R63的第一端,比较器U20的同相输入端连接电阻R63的第二端和电阻R64的第一端,比较器U21的同相输入端连接电阻R64的第二端和电阻R65的第一端,比较器U22的同相输入端连接电阻R65的第二端和电阻R66的第一端,比较器U23的同相输入端连接电阻R66的第二端和电阻67的第一端,电阻R41的第一端连接电池E1的正极,电池E1的负极与电池E2的正极共接于地,电池E2的负极连接电阻R61的第一端,比较器U11的输出端连接电阻R48的第一端,电阻R48的第二端连接开关S1的第一端和电阻R55的第一端,电阻R55的第二端连接比较器U18的输出端,比较器U12的输出端连接电阻R49的第一端,电阻R49的第二端连接开关S1的第二端、开关S2的第一端以及电阻R56的第一端,电阻R56的第二端连接比较器U19的输出端,比较器U13的输出端连接电阻R50的第一端,电阻R50的第二端连接开关S2的第二端、开关S3的第一端以及电阻R57的第一端,电阻R57的第二端连接比较器U20的输出端,比较器U14的输出端连接电阻R51的第一端,电阻R51的第二端连接开关S3的第二端、开关S4的第一端以及电阻R58的第一端,电阻R58的第二端连接比较器U21的输出端,比较器U15的输出端连接电阻R52的第一端,电阻R52的第二端连接开关S4的第二端、开关S5的第一端以及电阻R59的第一端,电阻R59的第二端连接比较器U22的输出端,比较器U15的输出端连接电阻R52的第一端,电阻R52的第二端连接开关S4的第二端、开关S5的第一端以及电阻R59的第一端,电阻R59的第二端连接比较器U22的输出端,比较器U16的输出端连接电阻R53的第一端,电阻R53的第二端连接开关S5的第二端、开关S6的第一端、电阻R54以及电阻R68的第一端,电阻R60的第二端连接比较器U23的输出端,比较器U17的输出端连接电阻R54的第一端,电阻R54的第二端连接开关S6的第二端和电阻R68的第一端,电阻R68的第二端连接比较器U25的反相输入端,比较器U25的同相输入端接地,比较器U25的输出端为符号函数产生电路的第二输出端。The non-inverting input terminal of the comparator U24 is the first output terminal of the sign function generating circuit, and the inverting input terminal of the comparator U24 is connected to the output terminal of the comparator U24, the inverting input terminal of the comparator U11, and the inverting input terminal of the comparator U12. terminal, the inverting input terminal of comparator U13, the inverting input terminal of comparator U14, the inverting input terminal of comparator U15, the inverting input terminal of comparator U16, the inverting input terminal of comparator U17, the inverting input terminal of comparator U18 The inverting input terminal of comparator U19, the inverting input terminal of comparator U20, the inverting input terminal of comparator U21, the inverting input terminal of comparator U22 and the inverting input terminal of comparator U23 , the non-inverting input end of comparator U11 is connected to the second end of resistor R41 and the first end of resistor R42, the non-inverting input end of comparator U12 is connected to the second end of resistor R42 and the first end of resistor R43, the non-inverting end of comparator U13 The input terminal is connected to the second terminal of the resistor R43 and the first terminal of the resistor R44, the non-inverting input terminal of the comparator U14 is connected to the second terminal of the resistor R44 and the first terminal of the resistor R45, and the non-inverting input terminal of the comparator U15 is connected to the resistor R45. The second terminal and the first terminal of the resistor R46, the non-inverting input terminal of the comparator U16 are connected to the second terminal of the resistor R46 and the first terminal of the resistor R47, the non-inverting input terminal of the comparator U16, the second terminal of the resistor R47 and the resistor R67 The second end of the comparator U18 is connected to the ground. The non-inverting input end of the comparator U18 is connected to the second end of the resistor R61 and the first end of the resistor R62. The non-inverting input end of the comparator U19 is connected to the second end of the resistor R62 and the first end of the resistor R63. On one end, the non-inverting input end of the comparator U20 is connected to the second end of the resistor R63 and the first end of the resistor R64. The non-inverting input end of the comparator U21 is connected to the second end of the resistor R64 and the first end of the resistor R65. The comparator U22 The non-inverting input end of the comparator U23 is connected to the second end of the resistor R65 and the first end of the resistor R66. The non-inverting input end of the comparator U23 is connected to the second end of the resistor R66 and the first end of the resistor 67. The first end of the resistor R41 is connected to the battery E1. The positive electrode of battery E1 and the positive electrode of battery E2 are connected to the ground. The negative electrode of battery E2 is connected to the first end of resistor R61. The output end of comparator U11 is connected to the first end of resistor R48. The second end of resistor R48 is connected to the ground. The first terminal of switch S1 and the first terminal of resistor R55, the second terminal of resistor R55 is connected to the output terminal of comparator U18, the output terminal of comparator U12 is connected to the first terminal of resistor R49, and the second terminal of resistor R49 is connected to the switch. The second terminal of S1, the first terminal of switch S2 and the first terminal of resistor R56. The second terminal of resistor R56 is connected to the output terminal of comparator U19. The output terminal of comparator U13 is connected to the first terminal of resistor R50. Resistor R50 The second end of the switch S2 is connected to the second end of the switch S3 and the first end of the resistor R57. The second end of the resistor R57 is connected to the output end of the comparator U20. The output end of the comparator U14 is connected to the resistor R51. The first terminal and the second terminal of the resistor R51 are connected to the second terminal of the switch S3, the first terminal of the switch S4 and the first terminal of the resistor R58. The second terminal of the resistor R58 is connected to the output terminal of the comparator U21 and the comparator U15. The output terminal is connected to the first terminal of the resistor R52, the second terminal of the resistor R52 is connected to the second terminal of the switch S4, the first terminal of the switch S5 and the first terminal of the resistor R59, and the second terminal of the resistor R59 is connected to the output of the comparator U22. terminal, the output terminal of comparator U15 is connected to the first terminal of resistor R52, the second terminal of resistor R52 is connected to the second terminal of switch S4, the first terminal of switch S5 and the first terminal of resistor R59, the second terminal of resistor R59 The output terminal of comparator U22 is connected, the output terminal of comparator U16 is connected to the first terminal of resistor R53, the second terminal of resistor R53 is connected to the second terminal of switch S5, the first terminal of switch S6, the resistor R54 and the third terminal of resistor R68. On one end, the second end of the resistor R60 is connected to the output end of the comparator U23, the output end of the comparator U17 is connected to the first end of the resistor R54, and the second end of the resistor R54 is connected to the second end of the switch S6 and the first end of the resistor R68. terminal, the second terminal of resistor R68 is connected to the inverting input terminal of comparator U25, the non-inverting input terminal of comparator U25 is connected to ground, and the output terminal of comparator U25 is the second output terminal of the sign function generating circuit.

根据以上电路,获取的电路状态方程为:According to the above circuit, the obtained circuit state equation is:

对所述电路状态方程进行时间尺度变换,获并令τ=t/RC,其R=R01,C=C01,R01=R02=R03,C01=C02=C03,获取以下电路状态方程:Perform time scale transformation on the circuit state equation, and let τ=t/RC, where R=R 01 , C=C 01 , R 01 =R 02 =R 03 , C 01 =C 02 =C 03 , to obtain The following circuit state equation:

步骤S103.根据基准状态方程和电路状态方程获取多涡卷蔡氏电路和符号函数产生电路中的器件参数。Step S103. Obtain the device parameters in the multi-scroll Chua's circuit and the sign function generation circuit according to the reference state equation and the circuit state equation.

对所述基准状态方程进行微分积分转换得到以下基准状态方程:Perform differential-integral conversion on the base state equation to obtain the following base state equation:

将所述电路状态方程与所述基准状态方程进行比较获取器件参数;Compare the circuit state equation with the reference state equation to obtain device parameters;

其中,取/>A=10,B=15,令Rf=10k。in, Take/> A=10, B=15, let R f =10k.

对图7和图8所示电路进行硬件实验可得如9(a)至图9(g)所示实验结果。该实验结果是通过数码相机从模拟示波器上获得的。通过控制开关的通断,进而控制涡卷个数。当S1,S2,S3,S4,S5,S6都断开时,电路产生双涡卷混沌吸引子;当S1,S2,S3,S4,S5,S6都闭合时,电路产生14涡卷。每当增加一个开关闭合,系统就在原来基础上增加两个涡卷。Performing hardware experiments on the circuits shown in Figures 7 and 8 can obtain the experimental results shown in Figure 9(a) to Figure 9(g). The experimental results were obtained from an analog oscilloscope using a digital camera. By controlling the on and off of the switch, the number of scrolls is controlled. When S 1 , S 2 , S 3 , S 4 , S 5 , and S 6 are all disconnected, the circuit generates a double scroll chaotic attractor; when S 1 , S 2 , S 3 , S 4 , S 5 , S 6 When both are closed, the circuit produces 14 scrolls. Whenever an additional switch is closed, the system adds two scrolls to the original basis.

其中,1/RC为时间尺度变化因子,通过改变R、C的值可以改变混沌信号的频谱范围,这里取R=5kΩ,C=33nF。Among them, 1/RC is the time scale change factor. By changing the values of R and C, the spectrum range of the chaotic signal can be changed. Here, R=5kΩ and C=33nF.

本发明提供一种多涡卷混沌吸引子电路的设计方法,在现有的蔡氏电路的基础上引入符号函数,构造新的非线性产生混沌多涡卷吸引子系统模型,此系统稳定可靠、易于调试,利用计算机模拟可以得到2n个涡卷,在实际硬件电路能获得多个涡卷。The present invention provides a design method for a multi-scroll chaotic attractor circuit. On the basis of the existing Chua's circuit, a symbolic function is introduced to construct a new nonlinear chaotic multi-scroll attractor system model. This system is stable, reliable, and easy to use. During debugging, computer simulation can be used to obtain 2n scrolls, and multiple scrolls can be obtained in actual hardware circuits.

以上内容是结合具体的优选实施方式对本发明所作的进一步详细说明,不能认定本发明的具体实施只局限于这些说明。对于本发明所属技术领域的普通技术人员来说,在不脱离本发明构思的前提下做出若干等同替代或明显变型,而且性能或用途相同,都应当视为属于本发明由所提交的权利要求书确定的专利保护范围。The above content is a further detailed description of the present invention in combination with specific preferred embodiments, and it cannot be concluded that the specific implementation of the present invention is limited to these descriptions. For those of ordinary skill in the technical field to which the present invention belongs, any equivalent substitutions or obvious modifications made without departing from the spirit of the present invention, and with the same performance or use, shall be deemed to belong to the present invention according to the submitted claims. The scope of patent protection determined by the book.

Claims (4)

1.一种多涡卷混沌吸引子电路的设计方法,其特征在于,所述设计方法包括:1. A design method for a multi-scroll chaotic attractor circuit, characterized in that the design method includes: 根据双涡卷蔡氏电路的状态方程和符号函数获取基准状态方程;Obtain the baseline state equation based on the state equation and sign function of the double scroll Chua's circuit; 根据多涡卷蔡氏电路和符号函数产生电路生成电路状态方程;Generate circuit state equations based on multiscroll Chua's circuits and symbolic function generation circuits; 根据基准状态方程和电路状态方程获取多涡卷蔡氏电路和符号函数产生电路中的器件参数;Obtain device parameters in the multi-scroll Chua's circuit and symbolic function generation circuit according to the reference state equation and circuit state equation; 所述根据双涡卷蔡氏电路的状态方程和符号函数获取基准状态方程包括:The acquisition of the reference state equation based on the state equation and sign function of the double scroll Chua's circuit includes: 根据双涡卷蔡氏电路获取的状态方程为:The state equation obtained from the double scroll Chua's circuit is: 其中,所述双涡卷蔡氏电路包括电感L、电阻R、第一电容C1以及第二电容C2,V1为第一电容电压,V2为第二电容电压,g(Vc1)=G1V1+0.5(G0-G1)(|V1+E|-|V1-E|)为蔡氏二极管电阻特性曲线,G1和G0为常系数,E为转折点电压;Wherein, the double scroll Chua's circuit includes an inductor L, a resistor R, a first capacitor C1 and a second capacitor C2, V1 is the first capacitor voltage, V2 is the second capacitor voltage, g(Vc 1 )=G 1 V 1 +0.5(G 0 -G 1 )(|V 1 +E|-|V 1 -E|) is the Chua diode resistance characteristic curve, G1 and G0 are constant coefficients, and E is the turning point voltage; 根据状态方程和符号函数获取基准状态方程为:Obtaining the baseline state equation based on the state equation and symbolic function is: 其中, in, 所述根据多涡卷蔡氏电路和符号函数产生电路生成电路状态方程包括:The circuit state equation generated based on the multi-scroll Chua's circuit and the sign function generation circuit includes: 获取的电路状态方程为:The obtained circuit state equation is: 对所述电路状态方程进行时间尺度变换,获并令τ=t/RC,其中,R=R01,C=C01,R01=R02=R03,C01=C02=C03,获取以下电路状态方程:Perform time scale transformation on the circuit state equation, and let τ=t/RC, where R=R 01 , C=C 01 , R 01 =R 02 =R 03 , C 01 =C 02 =C 03 , Obtain the following circuit state equation: 所述根据基准状态方程和电路状态方程获取多涡卷蔡氏电路和符号函数产生电路中的器件参数包括:The method of obtaining the device parameters in the multi-scroll Chua's circuit and the symbolic function generation circuit based on the reference state equation and the circuit state equation includes: 对所述基准状态方程进行微分积分转换得到以下基准状态方程:Perform differential-integral conversion on the base state equation to obtain the following base state equation: 将所述电路状态方程与所述基准状态方程进行比较获取器件参数;Compare the circuit state equation with the reference state equation to obtain device parameters; 其中, Rf=10k。in, R f =10k. 2.如权利要求1所述的设计方法,其特征在于,所述双涡卷蔡氏电路包括电感、电阻、第一电容、第二电容以及二极管,所述电感的第一端连接所述电阻的第一端和所述第二电容的第一端,所述电阻的第二端连接所述第一电容的第一端和二极管的输入端,所述电感的第二端连接所述第二电容的第二端、所述第一电容的第二端以及所述二极管的输出端。2. The design method according to claim 1, wherein the double scroll Chua's circuit includes an inductor, a resistor, a first capacitor, a second capacitor and a diode, and the first end of the inductor is connected to the resistor. The first terminal is connected to the first terminal of the second capacitor, the second terminal of the resistor is connected to the first terminal of the first capacitor and the input terminal of the diode, and the second terminal of the inductor is connected to the second capacitor. the second terminal of the first capacitor and the output terminal of the diode. 3.如权利要求1所述的设计方法,其特征在于,多涡卷蔡氏电路包括电阻R01、电阻R02、电阻R03、电阻R04、电阻R05、电阻R06、电阻R07、电阻R08、电阻R09、电阻R11、电阻R12、电阻R13、电阻R21、电阻R22、电阻R23、电阻R31、电阻Rf1、电阻Rf2、电阻Rf3、电容C01、电容C02、电容C03、比较器U1、比较器U2、比较器U3、比较器U4、比较器U5、比较器U6、比较器U7、比较器U8以及比较器U9;3. The design method according to claim 1, wherein the multi-scroll Chua's circuit includes resistors R01, R02, R03, R04, R05, R06, R07, R08, R09, R11, resistor R12, resistor R13, resistor R21, resistor R22, resistor R23, resistor R31, resistor Rf1, resistor Rf2, resistor Rf3, capacitor C01, capacitor C02, capacitor C03, comparator U1, comparator U2, comparator U3, Comparator U4, comparator U5, comparator U6, comparator U7, comparator U8 and comparator U9; 所述电阻R13的第一端为所述多涡卷蔡氏电路的第一输入端,所述电阻R13的第二端连接所述比较器U1的反相输入端、所述电阻R11的第一端、所述电阻R12的第一端以及所述电阻Rf1的第一端,所述电阻R11的第二端连接所述比较器U7的输出端,所述电阻R12的第二端连接所述比较器U5的输出端、所述电容C02的第一端以及所述电阻R05的第一端,所述电阻Rf1的第二端连接所述比较器U1的输出端和所述电阻R01的第一端,所述电阻R01的第二端连接所述比较器U4的反相输入端和所述电容C01的第一端,所述电容C01的第二端、所述比较器U4的输出端、所述电阻R04的第一端以及所述电阻R21的第一端共接并构成所述多涡卷蔡氏电路的第二输入端,所述电阻R04的第二端连接所述电阻R07的第一端和所述比较器U7的反相输入端,所述电阻R07的第二端连接所述比较器U7的输出端,所述电阻R21的第二端连接所述电阻R22的第一端、所述电阻R23的第一端、所述电阻Rf2的第一端以及所述比较器U2的反相输入端,所述电阻R22的第二端连接所述比较器U8的输出端、所述电阻R31的第一端以及所述电阻R08的第一端,所述电阻R23的第二端连接所述电容C03的第一端、所述比较器U6的输出端以及所述电阻R06的第一端,所述电阻Rf2的第二端连接所述比较器U2的输出端和所述电阻R02的第一端,所述电阻R02的第二端连接所述电容C02的第二端以及所述比较器U5的反相输入端,所述电阻R05的第二端连接所述电阻R08的第二端和所述比较器U8的反相输入端,所述电阻R31的第二端连接所述比较器U3的反相输入端和所述电阻Rf3的第一端,所述电阻Rf3的第二端连接所述比较器U3的输出端和所述电阻R03的第一端,所述电阻R03的第二端连接所述比较器U6的反相输入端和所述电容C03的第二端,所述电阻R06的第二端连接所述比较器U9的反相输入端和所述电阻R09的第一端,所述电阻R09的第二端与所述比较器U9的输出端共接并构成所述多涡卷蔡氏电路的输出端,所述比较器U1的同相输入端、所述比较器U2的同相输入端、所述比较器U3的同相输入端、所述比较器U4的同相输入端、所述比较器U5的同相输入端、所述比较器U6的同相输入端、所述比较器U7的同相输入端、所述比较器U8的同相输入端以及所述比较器U9的同相输入端接地。The first end of the resistor R13 is the first input end of the multi-scroll Chua circuit, and the second end of the resistor R13 is connected to the inverting input end of the comparator U1 and the first end of the resistor R11 , the first end of the resistor R12 and the first end of the resistor Rf1, the second end of the resistor R11 is connected to the output end of the comparator U7, and the second end of the resistor R12 is connected to the comparator The output end of U5, the first end of the capacitor C02 and the first end of the resistor R05, the second end of the resistor Rf1 is connected to the output end of the comparator U1 and the first end of the resistor R01, The second end of the resistor R01 is connected to the inverting input end of the comparator U4 and the first end of the capacitor C01. The second end of the capacitor C01, the output end of the comparator U4, and the resistor The first end of R04 and the first end of the resistor R21 are connected together and constitute the second input end of the multi-scroll Chua's circuit. The second end of the resistor R04 is connected to the first end of the resistor R07 and the first end of the resistor R07. The inverting input terminal of the comparator U7, the second terminal of the resistor R07 is connected to the output terminal of the comparator U7, the second terminal of the resistor R21 is connected to the first terminal of the resistor R22 and the resistor R23 The first end of the resistor Rf2 and the inverting input end of the comparator U2. The second end of the resistor R22 is connected to the output end of the comparator U8 and the first end of the resistor R31. terminal and the first terminal of the resistor R08, the second terminal of the resistor R23 is connected to the first terminal of the capacitor C03, the output terminal of the comparator U6 and the first terminal of the resistor R06, the resistor The second end of Rf2 is connected to the output end of the comparator U2 and the first end of the resistor R02. The second end of the resistor R02 is connected to the second end of the capacitor C02 and the inverse phase of the comparator U5. Input terminal, the second terminal of the resistor R05 is connected to the second terminal of the resistor R08 and the inverting input terminal of the comparator U8, and the second terminal of the resistor R31 is connected to the inverting input of the comparator U3. terminal and the first terminal of the resistor Rf3, the second terminal of the resistor Rf3 is connected to the output terminal of the comparator U3 and the first terminal of the resistor R03, the second terminal of the resistor R03 is connected to the comparison The inverting input end of the comparator U6 and the second end of the capacitor C03, the second end of the resistor R06 is connected to the inverting input end of the comparator U9 and the first end of the resistor R09, the resistor R09 The second terminal is connected in common with the output terminal of the comparator U9 and constitutes the output terminal of the multi-scroll Chua's circuit. The non-inverting input terminal of the comparator U1, the non-inverting input terminal of the comparator U2, the The non-inverting input terminal of the comparator U3, the non-inverting input terminal of the comparator U4, the non-inverting input terminal of the comparator U5, the non-inverting input terminal of the comparator U6, the non-inverting input terminal of the comparator U7, the The non-inverting input terminal of the comparator U8 and the non-inverting input terminal of the comparator U9 are grounded. 4.如权利要求1所述的设计方法,其特征在于,所述符号函数产生电路包括电池E1、电池E2、电阻R41、电阻R42、电阻R43、电阻R44、电阻R45、电阻R46、电阻R47、电阻R48、电阻R49、电阻R50、电阻R51、电阻R52、电阻R53、电阻R54、电阻R55、电阻R56、电阻R57、电阻R58、电阻R59、电阻R60、电阻R61、电阻R62、电阻R63、电阻R64、电阻R65、电阻R66、电阻R67、电阻R68、比较器U11、比较器U12、比较器U13、比较器U14、比较器U15、比较器U16、比较器U17、比较器U18、比较器U19、比较器U20、比较器U21、比较器U22、比较器U23、比较器U24、比较器U25、开关S1、开关S2、开关S3、开关S4、开关S5以及开关S6;4. The design method according to claim 1, wherein the symbolic function generating circuit includes a battery E1, a battery E2, a resistor R41, a resistor R42, a resistor R43, a resistor R44, a resistor R45, a resistor R46, a resistor R47, Resistor R48, Resistor R49, Resistor R50, Resistor R51, Resistor R52, Resistor R53, Resistor R54, Resistor R55, Resistor R56, Resistor R57, Resistor R58, Resistor R59, Resistor R60, Resistor R61, Resistor R62, Resistor R63, Resistor R64 , resistor R65, resistor R66, resistor R67, resistor R68, comparator U11, comparator U12, comparator U13, comparator U14, comparator U15, comparator U16, comparator U17, comparator U18, comparator U19, comparison Comparator U20, comparator U21, comparator U22, comparator U23, comparator U24, comparator U25, switch S1, switch S2, switch S3, switch S4, switch S5 and switch S6; 所述比较器U24的同相输入端为所述符号函数产生电路的第一输出端,所述比较器U24的反相输入端连接所述比较器U24的输出端、所述比较器U11的反相输入端、所述比较器U12的反相输入端、所述比较器U13的反相输入端、所述比较器U14的反相输入端、所述比较器U15的反相输入端、所述比较器U16的反相输入端、所述比较器U17的反相输入端、所述比较器U18的反相输入端、所述比较器U19的反相输入端、所述比较器U20的反相输入端、所述比较器U21的反相输入端、所述比较器U22的反相输入端以及所述比较器U23的反相输入端,所述比较器U11的同相输入端连接所述电阻R41的第二端和所述电阻R42的第一端,所述比较器U12的同相输入端连接所述电阻R42的第二端和所述电阻R43的第一端,所述比较器U13的同相输入端连接所述电阻R43的第二端和所述电阻R44的第一端,所述比较器U14的同相输入端连接所述电阻R44的第二端和所述电阻R45的第一端,所述比较器U15的同相输入端连接所述电阻R45的第二端和所述电阻R46的第一端,所述比较器U16的同相输入端连接所述电阻R46的第二端和所述电阻R47的第一端,所述比较器U16的同相输入端、所述电阻R47的第二端以及所述电阻R67的第二端共接于地,所述比较器U18的同相输入端连接所述电阻R61的第二端和所述电阻R62的第一端,所述比较器U19的同相输入端连接所述电阻R62的第二端和所述电阻R63的第一端,所述比较器U20的同相输入端连接所述电阻R63的第二端和所述电阻R64的第一端,所述比较器U21的同相输入端连接所述电阻R64的第二端和所述电阻R65的第一端,所述比较器U22的同相输入端连接所述电阻R65的第二端和所述电阻R66的第一端,所述比较器U23的同相输入端连接所述电阻R66的第二端和所述电阻R67的第一端,所述电阻R41的第一端连接所述电池E1的正极,所述电池E1的负极与所述电池E2的正极共接于地,所述电池E2的负极连接所述电阻R61的第一端,所述比较器U11的输出端连接所述电阻R48的第一端,所述电阻R48的第二端连接所述开关S1的第一端和所述电阻R55的第一端,所述电阻R55的第二端连接所述比较器U18的输出端,所述比较器U12的输出端连接所述电阻R49的第一端,所述电阻R49的第二端连接所述开关S1的第二端、所述开关S2的第一端以及所述电阻R56的第一端,所述电阻R56的第二端连接所述比较器U19的输出端,所述比较器U13的输出端连接所述电阻R50的第一端,所述电阻R50的第二端连接所述开关S2的第二端、所述开关S3的第一端以及所述电阻R57的第一端,所述电阻R57的第二端连接所述比较器U20的输出端,所述比较器U14的输出端连接所述电阻R51的第一端,所述电阻R51的第二端连接所述开关S3的第二端、所述开关S4的第一端以及所述电阻R58的第一端,所述电阻R58的第二端连接所述比较器U21的输出端,所述比较器U15的输出端连接所述电阻R52的第一端,所述电阻R52的第二端连接所述开关S4的第二端、所述开关S5的第一端以及所述电阻R59的第一端,所述电阻R59的第二端连接所述比较器U22的输出端,所述比较器U15的输出端连接所述电阻R52的第一端,所述电阻R52的第二端连接所述开关S4的第二端、所述开关S5的第一端以及所述电阻R59的第一端,所述电阻R59的第二端连接所述比较器U22的输出端,所述比较器U16的输出端连接所述电阻R53的第一端,所述电阻R53的第二端连接所述开关S5的第二端、所述开关S6的第一端、所述电阻R54以及所述电阻R68的第一端,所述电阻R60的第二端连接所述比较器U23的输出端,所述比较器U17的输出端连接所述电阻R54的第一端,所述电阻R54的第二端连接所述开关S6的第二端和所述电阻R68的第一端,所述电阻R68的第二端连接所述比较器U25的反相输入端,所述比较器U25的同相输入端接地,所述比较器U25的输出端为所述符号函数产生电路的第二输出端。The non-inverting input terminal of the comparator U24 is the first output terminal of the sign function generating circuit, and the inverting input terminal of the comparator U24 is connected to the output terminal of the comparator U24 and the inverting terminal of the comparator U11. input terminal, the inverting input terminal of the comparator U12, the inverting input terminal of the comparator U13, the inverting input terminal of the comparator U14, the inverting input terminal of the comparator U15, the comparison The inverting input terminal of the comparator U16, the inverting input terminal of the comparator U17, the inverting input terminal of the comparator U18, the inverting input terminal of the comparator U19, the inverting input terminal of the comparator U20 terminal, the inverting input terminal of the comparator U21, the inverting input terminal of the comparator U22 and the inverting input terminal of the comparator U23, the non-inverting input terminal of the comparator U11 is connected to the resistor R41 The second terminal and the first terminal of the resistor R42, the non-inverting input terminal of the comparator U12 are connected to the second terminal of the resistor R42 and the first terminal of the resistor R43, and the non-inverting input terminal of the comparator U13 The second end of the resistor R43 is connected to the first end of the resistor R44. The non-inverting input end of the comparator U14 is connected to the second end of the resistor R44 and the first end of the resistor R45. The comparison The non-inverting input end of the comparator U15 is connected to the second end of the resistor R45 and the first end of the resistor R46, and the non-inverting input end of the comparator U16 is connected to the second end of the resistor R46 and the first end of the resistor R47. One end, the non-inverting input end of the comparator U16, the second end of the resistor R47 and the second end of the resistor R67 are commonly connected to the ground, and the non-inverting input end of the comparator U18 is connected to the second end of the resistor R61. The second terminal and the first terminal of the resistor R62, the non-inverting input terminal of the comparator U19 are connected to the second terminal of the resistor R62 and the first terminal of the resistor R63, and the non-inverting input terminal of the comparator U20 The second end of the resistor R63 is connected to the first end of the resistor R64. The non-inverting input end of the comparator U21 is connected to the second end of the resistor R64 and the first end of the resistor R65. The comparison The non-inverting input terminal of the comparator U22 is connected to the second terminal of the resistor R65 and the first terminal of the resistor R66, and the non-inverting input terminal of the comparator U23 is connected to the second terminal of the resistor R66 and the first terminal of the resistor R67. One end, the first end of the resistor R41 is connected to the positive electrode of the battery E1, the negative electrode of the battery E1 and the positive electrode of the battery E2 are connected to the ground, and the negative electrode of the battery E2 is connected to the third terminal of the resistor R61. On one end, the output end of the comparator U11 is connected to the first end of the resistor R48, and the second end of the resistor R48 is connected to the first end of the switch S1 and the first end of the resistor R55. The second end of the resistor R55 is connected to the output end of the comparator U18, the output end of the comparator U12 is connected to the first end of the resistor R49, and the second end of the resistor R49 is connected to the second end of the switch S1. terminal, the first terminal of the switch S2 and the first terminal of the resistor R56, the second terminal of the resistor R56 is connected to the output terminal of the comparator U19, the output terminal of the comparator U13 is connected to the resistor The first end of R50 and the second end of the resistor R50 are connected to the second end of the switch S2, the first end of the switch S3 and the first end of the resistor R57. The second end of the resistor R57 The output terminal of the comparator U20 is connected, the output terminal of the comparator U14 is connected to the first terminal of the resistor R51, and the second terminal of the resistor R51 is connected to the second terminal of the switch S3 and the switch S4. and the first end of the resistor R58, the second end of the resistor R58 is connected to the output end of the comparator U21, the output end of the comparator U15 is connected to the first end of the resistor R52, The second end of the resistor R52 is connected to the second end of the switch S4, the first end of the switch S5 and the first end of the resistor R59. The second end of the resistor R59 is connected to the comparator U22. The output end of the comparator U15 is connected to the first end of the resistor R52, and the second end of the resistor R52 is connected to the second end of the switch S4, the first end of the switch S5 and the The first end of the resistor R59, the second end of the resistor R59 is connected to the output end of the comparator U22, the output end of the comparator U16 is connected to the first end of the resistor R53, the third end of the resistor R53 The two terminals are connected to the second terminal of the switch S5, the first terminal of the switch S6, the resistor R54 and the first terminal of the resistor R68. The second terminal of the resistor R60 is connected to the comparator U23. The output end of the comparator U17 is connected to the first end of the resistor R54, and the second end of the resistor R54 is connected to the second end of the switch S6 and the first end of the resistor R68. The second end of the resistor R68 is connected to the inverting input end of the comparator U25, the non-inverting input end of the comparator U25 is connected to ground, and the output end of the comparator U25 is the second output end of the sign function generating circuit.
CN201710100403.7A 2017-02-23 2017-02-23 Design method of multi-scroll chaotic attractor circuit Active CN107070631B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201710100403.7A CN107070631B (en) 2017-02-23 2017-02-23 Design method of multi-scroll chaotic attractor circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710100403.7A CN107070631B (en) 2017-02-23 2017-02-23 Design method of multi-scroll chaotic attractor circuit

Publications (2)

Publication Number Publication Date
CN107070631A CN107070631A (en) 2017-08-18
CN107070631B true CN107070631B (en) 2023-09-08

Family

ID=59621813

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710100403.7A Active CN107070631B (en) 2017-02-23 2017-02-23 Design method of multi-scroll chaotic attractor circuit

Country Status (1)

Country Link
CN (1) CN107070631B (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105207771A (en) * 2015-09-13 2015-12-30 常州大学 Double-scroll hidden Chua chaos attractor generation circuit based on single-piece current feedback operational amplifier
CN105281887A (en) * 2014-06-20 2016-01-27 马英杰 2-14 scroll chaotic attractor system and circuit
CN105406959A (en) * 2015-11-08 2016-03-16 常州大学 Improved Chua's system of three-scroll attractor capable of generating one self-excited scroll and two hidden scrolls simultaneously

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8875218B2 (en) * 2005-12-29 2014-10-28 Nextlabs, Inc. Deploying policies and allowing off-line policy evaluations

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105281887A (en) * 2014-06-20 2016-01-27 马英杰 2-14 scroll chaotic attractor system and circuit
CN105207771A (en) * 2015-09-13 2015-12-30 常州大学 Double-scroll hidden Chua chaos attractor generation circuit based on single-piece current feedback operational amplifier
CN105406959A (en) * 2015-11-08 2016-03-16 常州大学 Improved Chua's system of three-scroll attractor capable of generating one self-excited scroll and two hidden scrolls simultaneously

Also Published As

Publication number Publication date
CN107070631A (en) 2017-08-18

Similar Documents

Publication Publication Date Title
Li et al. Complete (anti-) synchronization of chaotic systems with fully uncertain parameters by adaptive control
CN106357380B (en) Masking method and device of SM4 algorithm
CN106160998B (en) A kind of non-linear chaos circuit of three ranks Non-Self-Governing
Rajagopal et al. A novel parametrically controlled multi-scroll chaotic attractor along with electronic circuit design
Bisoyi et al. Comparison of a 32-bit Vedic multiplier with a conventional binary multiplier
CN102843230A (en) Mathematical model of four-dimensional autonomous hyper-chaos system and achieving circuit of mathematical model
CN107070631B (en) Design method of multi-scroll chaotic attractor circuit
CN103997401B (en) Multi-scroll chaotic signal generating device and method based on Jerk circuit form
CN206759472U (en) A kind of multi scroll chaotic attactors circuit
CN105846990A (en) Improved normative Chua's chaotic circuit
CN110830233A (en) Fractional order multi-wing hidden attractor chaotic signal generation circuit
CN107124263B (en) Nested Multiscroll Chaos Circuit
CN206042010U (en) Mesh multi-wing chaotic circuit
CN105376049B (en) A Design Method of Anti-disturbance Control for Constructing Hyperchaotic System
Grigorian et al. On the coefficients of expansion of elements from C [0, 1] space by the Faber–Schauder system
CN108337081A (en) One kind containing constant term three-dimensional chaos circuit three times
CN204733175U (en) A kind of five dimension secondary chaotic analog circuit
CN105281887A (en) 2-14 scroll chaotic attractor system and circuit
Thakallapelli et al. Optimization based real-time frequency dependent reduced order modeling of power grid
CN103065002A (en) Chaos projection synchronous control circuit based on sign function
CN204559591U (en) A kind of nine dimension chaotic analog circuit
Fisher et al. Some results on the neutrix composition of the delta function
CN107528685B (en) Dynamic dual chaotic system
Garrett et al. Z table: Cost-optimized attack on reinforcement learning
CN206542421U (en) A kind of secondary hyperchaos analog circuit of octuple

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant