[go: up one dir, main page]

CN107066015B - An all-cascode common source reference voltage source - Google Patents

An all-cascode common source reference voltage source Download PDF

Info

Publication number
CN107066015B
CN107066015B CN201710257347.8A CN201710257347A CN107066015B CN 107066015 B CN107066015 B CN 107066015B CN 201710257347 A CN201710257347 A CN 201710257347A CN 107066015 B CN107066015 B CN 107066015B
Authority
CN
China
Prior art keywords
mos transistor
drain
source
gate
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201710257347.8A
Other languages
Chinese (zh)
Other versions
CN107066015A (en
Inventor
岳宏卫
孙晓菲
朱智勇
徐卫林
刘俊昕
龚全熙
邓进丽
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Guilin University of Electronic Technology
Original Assignee
Guilin University of Electronic Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Guilin University of Electronic Technology filed Critical Guilin University of Electronic Technology
Priority to CN201710257347.8A priority Critical patent/CN107066015B/en
Publication of CN107066015A publication Critical patent/CN107066015A/en
Application granted granted Critical
Publication of CN107066015B publication Critical patent/CN107066015B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05FSYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10Regulating voltage or current 
    • G05F1/46Regulating voltage or current  wherein the variable actually regulated by the final control device is DC
    • G05F1/56Regulating voltage or current  wherein the variable actually regulated by the final control device is DC using semiconductor devices in series with the load as final control devices
    • G05F1/565Regulating voltage or current  wherein the variable actually regulated by the final control device is DC using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor
    • G05F1/567Regulating voltage or current  wherein the variable actually regulated by the final control device is DC using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor for temperature compensation

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

The invention discloses a fully-cascode reference voltage source,the circuit comprises a starting circuit, a reference current source circuit and a temperature compensation circuit which are connected in parallel between a power supply VDD and the ground; the starting circuit, the reference current source circuit and the temperature compensation circuit are connected in sequence; the output end of the starting circuit is connected with the reference current source circuit and used for providing starting current when the power supply is electrified so that the reference voltage source gets rid of a degenerated bias point; the output end of the reference current source circuit is connected with the temperature compensation circuit, and the power supply voltage rejection ratio and the voltage regulation rate are improved by utilizing the cascode current mirror and are used for generating reference current; the temperature compensation circuit is used for generating reference voltage with low temperature drift, a cascode current mirror is adopted, current is copied from the reference current source circuit, and the output voltage of the temperature compensation circuit is the output voltage V of the reference voltage sourceref. The invention relates to an ultra-low power consumption full cascode reference voltage source, which can better inhibit power supply noise.

Description

一种全共栅共源基准电压源An all-cascode common source reference voltage source

技术领域technical field

本发明涉及集成电路技术领域,具体涉及一种全共栅共源基准电压源。The invention relates to the technical field of integrated circuits, in particular to a full cascode common source reference voltage source.

背景技术Background technique

基准电压源是模数转换器(ADC)、数模转换器(DAC)、开关稳压器(SPSM、LDO、DC-DC转换器等)、振荡器、PLL、温度传感器、充电电池保护芯片和网络通信电路等模拟集成电路和数模混合集成电路中不可缺少的部分。用于产生具有高精度、高稳定性,不随环境温度、电源电压、制作工艺、噪声和其它因素变化而变化的电压,为其他电路模块提供一个参考电压,因此,基准电压源在模拟集成电路中占有很重要的地位,它直接影响电路系统的性能和精度。Reference voltage sources are analog-to-digital converters (ADC), digital-to-analog converters (DAC), switching regulators (SPSM, LDO, DC-DC converters, etc.), oscillators, PLLs, temperature sensors, rechargeable battery protection chips, and It is an indispensable part of analog integrated circuits such as network communication circuits and digital-analog hybrid integrated circuits. It is used to generate a voltage with high precision and high stability, which does not change with changes in ambient temperature, power supply voltage, manufacturing process, noise and other factors, and provides a reference voltage for other circuit modules. Therefore, the reference voltage source is used in analog integrated circuits. Occupy a very important position, it directly affects the performance and precision of the circuit system.

随着集成电路系统集成度的不断增大,提高基准源的性能和集成度一直是该领域的研究的热点。应市场上电子产品的低功耗需求,电压基准源作为一个基本的单元电路,其低功耗设计成为必然趋势,然而,传统带隙基准电压源由于需要大的电流而造成功耗较大,要实现低功耗,电路结构复杂,并且在设计过程中需要使用双极性晶体管,占用芯片面积较大并且与标准的CMOS工艺不兼容。后来提出的CMOS基准电压源电路由于使用工作在饱和区的CMOS,使得功耗过大。近来所提出的基于亚阈值区的基准电压源,虽然温漂和电源抑制比较好,但电源电压调整率较差,芯片面积过大,功耗过大。With the increasing integration of integrated circuit systems, improving the performance and integration of reference sources has always been a research hotspot in this field. In response to the low power consumption requirements of electronic products in the market, the voltage reference source is a basic unit circuit, and its low power consumption design has become an inevitable trend. However, the traditional bandgap reference voltage source requires a large current and causes a large power consumption. To achieve low power consumption, the circuit structure is complex, and bipolar transistors need to be used in the design process, which occupies a large chip area and is incompatible with standard CMOS processes. The CMOS reference voltage source circuit proposed later used CMOS operating in the saturation region, which caused excessive power consumption. The reference voltage source based on the sub-threshold region proposed recently has better temperature drift and power supply suppression, but the power supply voltage regulation rate is poor, the chip area is too large, and the power consumption is too large.

发明内容Contents of the invention

本发明所要解决的是传统基准电压源电路的电源电压调整率较差、芯片面积过大和功耗过大的问题,提供一种全共栅共源基准电压源。The invention aims to solve the problems of poor power supply voltage adjustment rate, excessive chip area and excessive power consumption of the traditional reference voltage source circuit, and provides a full cascode common source reference voltage source.

为解决上述问题,本发明是通过以下方案实现的:In order to solve the above problems, the present invention is achieved through the following schemes:

一种全共栅共源基准电压源,包括并接于电源VDD与地之间的启动电路、基准电流源电路和温度补偿电路;启动电路、基准电流源电路和温度补偿电路依次连接;启动电路输出端与基准电流源电路连接,用于电源上电时提供启动电流,使基准电压源摆脱简并偏置点;基准电流源电路的输出端与温度补偿电路连接,利用共源共栅电流镜提高电源电压抑制比和电压调整率,用于产生基准电流;温度补偿电路,用于产生低温漂的基准电压,采用共源共栅电流镜,从基准电流源电路中复制电流,温度补偿电路输出电压即为该基准电压源输出电压VrefA fully common-gate common-source reference voltage source, including a start-up circuit, a reference current source circuit, and a temperature compensation circuit connected in parallel between the power supply VDD and ground; the start-up circuit, the reference current source circuit, and the temperature compensation circuit are connected in sequence; the start-up circuit The output terminal is connected to the reference current source circuit, which is used to provide the starting current when the power supply is powered on, so that the reference voltage source can get rid of the degeneracy bias point; the output terminal of the reference current source circuit is connected to the temperature compensation circuit, and the cascode current mirror is used to Improve the power supply voltage rejection ratio and voltage adjustment rate to generate the reference current; the temperature compensation circuit is used to generate the reference voltage with low temperature drift, and the cascode current mirror is used to copy the current from the reference current source circuit, and the temperature compensation circuit outputs The voltage is the output voltage V ref of the reference voltage source.

上述方案中,启动电路由MOS管M1-MOS管M11组成;MOS管M1、MOS管M5、MOS管M8和MOS管M11的源极与电源VDD连接;MOS管M4、MOS管M7和MOS管M10的源极和漏极,以及MOS管M6和MOS管M9的源极与地GND连接;MOS管M1的栅极与漏极共接后与MOS管M2的源极连接;MOS管M2的栅极与漏极共接后与MOS管M3的源极连接;MOS管M3的栅极与漏极共接后,与MOS管M4的栅极连接;MOS管M5的栅极和MOS管M6的栅极共接后,与MOS管M3的栅极连接;MOS管M5的漏极与MOS管M6的漏极共接后,与MOS管M7的栅极连接;MOS管M8的栅极和MOS管M9的栅极共接后,与MOS管M7的栅极连接;MOS管M8的漏极与MOS管M9的漏极共接后,与MOS管M10的栅极连接;MOS管M11的栅极与连接MOS管M10的栅极连接;MOS管M11的漏极作为启动电路的输出端,与基准电流源电路的输入端连接。In the above solution, the start-up circuit is composed of MOS tube M1-MOS tube M11; the sources of MOS tube M1, MOS tube M5, MOS tube M8 and MOS tube M11 are connected to the power supply VDD; MOS tube M4, MOS tube M7 and MOS tube M10 The source and drain of the MOS transistor M6 and MOS transistor M9 are connected to the ground GND; the gate and drain of the MOS transistor M1 are connected to the source of the MOS transistor M2; the gate of the MOS transistor M2 After being connected to the drain, it is connected to the source of the MOS transistor M3; after the gate of the MOS transistor M3 is connected to the drain, it is connected to the gate of the MOS transistor M4; the gate of the MOS transistor M5 is connected to the gate of the MOS transistor M6 After being connected together, it is connected to the gate of MOS transistor M3; after the drain of MOS transistor M5 is connected to the drain of MOS transistor M6, it is connected to the gate of MOS transistor M7; the gate of MOS transistor M8 is connected to the gate of MOS transistor M9 After the grid is connected together, it is connected to the gate of the MOS transistor M7; after the drain of the MOS transistor M8 is connected to the drain of the MOS transistor M9, it is connected to the gate of the MOS transistor M10; the gate of the MOS transistor M11 is connected to the gate of the MOS transistor M11. The gate of the tube M10 is connected; the drain of the MOS tube M11 is used as the output terminal of the start-up circuit, and is connected with the input terminal of the reference current source circuit.

上述方案中,基准电流源电路由MOS管M12-MOS管M19和电阻R1组成;MOS管M12和MOS管M13的源极与电源VDD连接;MOS管M18的源极与地GND连接;MOS管M12的漏极与MOS管M14的源极连接;MOS管M13的栅极与漏极共接后,与MOS管M12的栅极连接;MOS管M13的漏极形成基准电流源电路的第一电流支路输出端,并与温度补偿电路的第一电流支路输入端连接;MOS管M13的漏极与MOS管M15的源极连接;MOS管M15的栅极与漏极共接后,与MOS管M14的栅极连接,MOS管M15的漏极形成基准电流源电路的第二电流支路输出端,并与温度补偿电路的第二电流支路输入端连接;MOS管M17的漏极与MOS管M15的漏极连接;MOS管M17的源极与MOS管M19的漏极连接;MOS管M19的源极经电阻R1与地GND连接;MOS管M16的栅极与漏极共接后,与MOS管M17的栅极连接;MOS管M16的漏极与MOS管M14的漏极连接;MOS管M18的栅极与漏极共接后,与MOS管M19的栅极连接;MOS管M18的漏极与MOS管M16的源极连接。In the above scheme, the reference current source circuit is composed of MOS transistor M12-MOS transistor M19 and resistor R1; the sources of MOS transistor M12 and MOS transistor M13 are connected to the power supply VDD; the source of MOS transistor M18 is connected to ground GND; the MOS transistor M12 The drain of the MOS transistor M14 is connected to the source of the MOS transistor M14; the gate of the MOS transistor M13 is connected with the drain, and then connected to the gate of the MOS transistor M12; the drain of the MOS transistor M13 forms the first current branch of the reference current source circuit The output terminal of the circuit is connected to the input terminal of the first current branch of the temperature compensation circuit; the drain of the MOS transistor M13 is connected to the source of the MOS transistor M15; The gate of M14 is connected, and the drain of MOS transistor M15 forms the second current branch output end of the reference current source circuit, and is connected with the second current branch input end of the temperature compensation circuit; the drain electrode of MOS transistor M17 is connected with the MOS transistor The drain of M15 is connected; the source of MOS transistor M17 is connected to the drain of MOS transistor M19; the source of MOS transistor M19 is connected to ground GND through resistor R1; The gate of the tube M17 is connected; the drain of the MOS tube M16 is connected to the drain of the MOS tube M14; the gate of the MOS tube M18 is connected to the drain of the MOS tube M19; the drain of the MOS tube M18 Connect with the source of MOS tube M16.

上述方案中,温度补偿电路由MOS管M20-MOS管M28、电阻R2和电容C1组成;MOS管M20和MOS管M21的源极与电源VDD连接;MOS管M26的源极与地GND连接;MOS管M20的栅极和MOS管M21的栅极形成温度补偿电路的第一电流支路的输入端,与基准电流源电路的第一电流支路输出端连接;MOS管M20的漏极与MOS管M22的源极连接;MOS管M22的栅极和MOS管M23的栅极形成温度补偿电路的第二电流支路的输入端,与基准电流源电路的第二电流支路输出端连接;MOS管M24的栅极与漏极共接后,与MOS管M25的栅极连接;MOS管M24的漏极与MOS管M22的漏极连接;MOS管M26的栅极与漏极共接后,与MOS管M27的栅极连接;MOS管M26的漏极与MOS管M24的源极连接;MOS管M21的漏极与MOS管M23的源极连接;MOS管M23的漏极与MOS管M25的漏极连接;MOS管M25的源极与MOS管M27的漏极连接;MOS管M28的源极经电阻R2与地GND连接;电容C1的一端接地GND,电容C1的另一端、MOS管M28的栅极与漏极、以及MOS管M27的源极连接后,形成温度补偿电路的输出端,该输出端即为整个基准电压源的基准电压Vref的输出端。In the above scheme, the temperature compensation circuit is composed of MOS tube M20-MOS tube M28, resistor R2 and capacitor C1; the sources of MOS tube M20 and MOS tube M21 are connected to power supply VDD; the source of MOS tube M26 is connected to ground GND; The gate of the tube M20 and the gate of the MOS tube M21 form the input end of the first current branch of the temperature compensation circuit, which is connected to the output end of the first current branch of the reference current source circuit; the drain of the MOS tube M20 is connected to the MOS tube The source of M22 is connected; the gate of MOS transistor M22 and the gate of MOS transistor M23 form the input end of the second current branch of the temperature compensation circuit, which is connected with the output end of the second current branch of the reference current source circuit; After the gate and drain of M24 are connected together, they are connected to the gate of MOS transistor M25; the drain of MOS transistor M24 is connected to the drain of MOS transistor M22; The gate of the tube M27 is connected; the drain of the MOS tube M26 is connected to the source of the MOS tube M24; the drain of the MOS tube M21 is connected to the source of the MOS tube M23; the drain of the MOS tube M23 is connected to the drain of the MOS tube M25 Connection; the source of the MOS transistor M25 is connected to the drain of the MOS transistor M27; the source of the MOS transistor M28 is connected to the ground GND through the resistor R2; one end of the capacitor C1 is grounded to GND, the other end of the capacitor C1 is connected to the gate of the MOS transistor M28 After being connected with the drain and the source of the MOS transistor M27, an output terminal of the temperature compensation circuit is formed, which is the output terminal of the reference voltage V ref of the entire reference voltage source.

与现有技术相比,本发明具有如下特点:Compared with prior art, the present invention has following characteristics:

1、超低功耗全cascode基准电压源,更好的抑制电源噪声;1. Ultra-low power consumption full cascode reference voltage source, better suppress power supply noise;

2、启动电路未使用电容,降低版图面积;使用两个反向器,上电时间缓慢,更好的摆脱简并偏置点。2. The start-up circuit does not use capacitors, reducing the layout area; using two inverters, the power-on time is slow, and it is better to get rid of the degeneracy bias point.

3、使用cascode型温度补偿电路结构,不仅能实现温度补偿,还能增强电源抑制比。3. Using cascode type temperature compensation circuit structure can not only realize temperature compensation, but also enhance power supply rejection ratio.

附图说明Description of drawings

图1为一种全共栅共源基准电压源的原理图。FIG. 1 is a schematic diagram of a full-cascode common-source reference voltage source.

具体实施方式Detailed ways

本发明提出一种全共栅共源基准电压源,其具体电路架构如图1所示,包括并接于电源VDD与地GND之间的启动电路、基准电流源电路和温度补偿电路。启动电路输出端与基准电流源电路连接,用于电源上电时提供启动电流,使基准电压源摆脱简并偏置点。基准电流源电路的输出端与温度补偿电路连接,利用共源共栅电流镜提高电源电压抑制比和电压调整率,用于产生基准电流。温度补偿电路,用于产生低温漂的基准电压,采用共源共栅电流镜,从基准电流源电路中复制电流,温度补偿电路输出电压即为该基准电压源输出电压VrefThe present invention proposes an all-cascode common-source reference voltage source. Its specific circuit structure is shown in FIG. 1 , including a start-up circuit, a reference current source circuit and a temperature compensation circuit connected in parallel between the power supply VDD and the ground GND. The output end of the start-up circuit is connected with the reference current source circuit, and is used for providing a start-up current when the power supply is powered on, so that the reference voltage source gets rid of the degeneracy bias point. The output terminal of the reference current source circuit is connected with the temperature compensation circuit, and the cascode current mirror is used to improve the power supply voltage rejection ratio and the voltage adjustment rate, and is used to generate the reference current. The temperature compensation circuit is used to generate a reference voltage with low temperature drift. A cascode current mirror is used to copy the current from the reference current source circuit. The output voltage of the temperature compensation circuit is the output voltage V ref of the reference voltage source.

上述启动电路包括MOS管M1-MOS管M11。其中,MOS管M1、MOS管M5、MOS管M8和MOS管M11的源极与电源VDD连接。MOS管M4、MOS管M7和MOS管M10的源极和漏极,以及MOS管M6、MOS管M9的源极与地GND连接。MOS管M1的栅极与漏极共接后与MOS管M2的源极连接。MOS管M2的栅极与漏极共接后与MOS管M3的源极连接。MOS管M3的栅极与漏极共接后,与MOS管M4的栅极连接。MOS管M5的栅极和MOS管M6的栅极共接后,与MOS管M3的栅极连接。MOS管M5的漏极与MOS管M6的漏极共接后,与MOS管M7的栅极连接。MOS管M8的栅极和MOS管M9的栅极共接后,与MOS管M7的栅极连接。MOS管M8的漏极与MOS管M9的漏极共接后,与MOS管M10的栅极连接。MOS管M11的栅极与连接MOS管M10的栅极连接。MOS管M11的漏极作为输出与基准电流源电路连接。The above start-up circuit includes MOS transistor M1-MOS transistor M11. Wherein, the sources of the MOS transistor M1 , the MOS transistor M5 , the MOS transistor M8 and the MOS transistor M11 are connected to the power supply VDD. The sources and drains of the MOS transistor M4, the MOS transistor M7 and the MOS transistor M10, and the sources of the MOS transistor M6 and the MOS transistor M9 are connected to the ground GND. The gate and the drain of the MOS transistor M1 are connected in common and then connected to the source of the MOS transistor M2. The gate and the drain of the MOS transistor M2 are connected together and then connected to the source of the MOS transistor M3. After the gate and the drain of the MOS transistor M3 are commonly connected, they are connected to the gate of the MOS transistor M4. After the gate of the MOS transistor M5 is connected to the gate of the MOS transistor M6, it is connected to the gate of the MOS transistor M3. After the drain of the MOS transistor M5 is connected to the drain of the MOS transistor M6, it is connected to the gate of the MOS transistor M7. After the gate of the MOS transistor M8 is connected to the gate of the MOS transistor M9, it is connected to the gate of the MOS transistor M7. After the drain of the MOS transistor M8 is connected to the drain of the MOS transistor M9, it is connected to the gate of the MOS transistor M10. The gate of the MOS transistor M11 is connected to the gate of the connected MOS transistor M10. The drain of the MOS transistor M11 is connected to the reference current source circuit as an output.

启动电路,由MOS管M1、MOS管M2、MOS管M3构成有源电阻,MOS管M4、MOS管M7和MOS管M10构成电容,MOS管M5、MOS管M6、MOS管M8和MOS管M9构成两个反向器,经MOS管M11的漏极输出电流,用于在电源上电时使基准源摆脱简并偏置点。此启动电路不需要大电容、大电阻,正常工作无直流电流,减小面积降低功耗。The start-up circuit is composed of MOS tube M1, MOS tube M2, and MOS tube M3 to form an active resistance, MOS tube M4, MOS tube M7 and MOS tube M10 to form a capacitor, and MOS tube M5, MOS tube M6, MOS tube M8 and MOS tube M9 to form The two inverters output the current through the drain of the MOS transistor M11, and are used to make the reference source get rid of the degeneracy bias point when the power supply is powered on. This start-up circuit does not require large capacitors and large resistors, and has no DC current in normal operation, reducing the area and reducing power consumption.

上述基准电流源电路包括MOS管M12-MOS管M19和电阻R1。其中,MOS管M12和MOS管M13的源极与电源VDD连接。MOS管M18的源极与地GND连接。MOS管M12的漏极与MOS管M14的源极连接。MOS管M13的栅极与漏极共接后,与MOS管M12的栅极连接。MOS管M13的漏极输出第一电流支路,并与温度补偿电路连接。MOS管M13的漏极与MOS管M15的源极连接。MOS管M15的栅极与漏极共接后,与MOS管M14的栅极连接,MOS管M15的漏极输出第二电流支路,并与温度补偿电路连接。MOS管M17的漏极与MOS管M15的漏极连接。MOS管M17的源极与MOS管M19的漏极连接。MOS管M19的源极经电阻R1与地GND连接。MOS管M16的栅极与漏极共接后,与MOS管M17的栅极连接。MOS管M16的漏极与MOS管M14的漏极连接。MOS管M18的栅极与漏极共接后,与MOS管M19的栅极连接。MOS管M18的漏极与MOS管M16的源极连接。The above-mentioned reference current source circuit includes MOS transistor M12-MOS transistor M19 and resistor R1. Wherein, the sources of the MOS transistor M12 and the MOS transistor M13 are connected to the power supply VDD. The source of the MOS transistor M18 is connected to the ground GND. The drain of the MOS transistor M12 is connected to the source of the MOS transistor M14. After the gate and the drain of the MOS transistor M13 are commonly connected, they are connected to the gate of the MOS transistor M12. The drain of the MOS transistor M13 outputs the first current branch and is connected to the temperature compensation circuit. The drain of the MOS transistor M13 is connected to the source of the MOS transistor M15. After the gate and drain of the MOS transistor M15 are connected together, they are connected to the gate of the MOS transistor M14, and the drain of the MOS transistor M15 outputs the second current branch, and is connected to the temperature compensation circuit. The drain of the MOS transistor M17 is connected to the drain of the MOS transistor M15. The source of the MOS transistor M17 is connected to the drain of the MOS transistor M19. The source of the MOS transistor M19 is connected to the ground GND through the resistor R1. After the gate and the drain of the MOS transistor M16 are connected together, they are connected to the gate of the MOS transistor M17. The drain of the MOS transistor M16 is connected to the drain of the MOS transistor M14. After the gate and the drain of the MOS transistor M18 are commonly connected, they are connected to the gate of the MOS transistor M19. The drain of the MOS transistor M18 is connected to the source of the MOS transistor M16.

基准电流源电路,利用工作在亚阈值区的MOS管M18、MOS管M19栅源电压差产生偏置电压,再通过电阻R1将偏置电压转化为偏置电流,再通过共源共栅电流镜将偏置电流复制到温度补偿电路中。采用共源共栅电流镜起到抑制电源噪声作用。The reference current source circuit uses the gate-source voltage difference between the MOS transistor M18 and MOS transistor M19 working in the sub-threshold region to generate a bias voltage, and then converts the bias voltage into a bias current through the resistor R1, and then passes the cascode current mirror Duplicate the bias current into the temperature compensation circuit. A cascode current mirror is used to suppress power supply noise.

上述温度补偿电路包括MOS管M20-MOS管M28、电阻R2和电容C1。其中,MOS管M20和MOS管M21的源极与电源VDD连接。MOS管M26的源极与地GND连接。所述电容C1,并接于基准电压Vref的输出端与地GND之间。MOS管M20的栅极和MOS管M21的栅极与基准电流源电路的第一电流支路连接。MOS管M20的漏极与MOS管M22的源极连接。MOS管M22的栅极和MOS管M23的栅极与基准电流源电路的第二电流支路连接。MOS管M24的栅极与漏极共接后,与MOS管M25的栅极连接。MOS管M24的漏极与MOS管M22的漏极连接。MOS管M26的栅极与漏极共接后,与MOS管M27的栅极连接。MOS管M26的漏极与MOS管M24的源极连接。MOS管M21的漏极与MOS管M23的源极连接。MOS管M23的漏极与MOS管M25的漏极连接。MOS管M25的源极与MOS管M27的漏极连接。MOS管M28的栅极与漏极共接后,与MOS管M27的源极连接,MOS管M28的漏极与基准电压Vref的输出端连接。MOS管M28的源极经电阻R2与地GND连接。The above temperature compensation circuit includes MOS transistor M20-MOS transistor M28, resistor R2 and capacitor C1. Wherein, the sources of the MOS transistor M20 and the MOS transistor M21 are connected to the power supply VDD. The source of the MOS transistor M26 is connected to the ground GND. The capacitor C1 is connected in parallel between the output terminal of the reference voltage V ref and the ground GND. The gates of the MOS transistor M20 and the MOS transistor M21 are connected to the first current branch of the reference current source circuit. The drain of the MOS transistor M20 is connected to the source of the MOS transistor M22. The gate of the MOS transistor M22 and the gate of the MOS transistor M23 are connected to the second current branch of the reference current source circuit. After the gate and the drain of the MOS transistor M24 are connected together, they are connected to the gate of the MOS transistor M25. The drain of the MOS transistor M24 is connected to the drain of the MOS transistor M22. After the gate and the drain of the MOS transistor M26 are connected together, they are connected to the gate of the MOS transistor M27. The drain of the MOS transistor M26 is connected to the source of the MOS transistor M24. The drain of the MOS transistor M21 is connected to the source of the MOS transistor M23. The drain of the MOS transistor M23 is connected to the drain of the MOS transistor M25. The source of the MOS transistor M25 is connected to the drain of the MOS transistor M27. After the gate and drain of the MOS transistor M28 are connected together, they are connected to the source of the MOS transistor M27, and the drain of the MOS transistor M28 is connected to the output terminal of the reference voltage V ref . The source of the MOS transistor M28 is connected to the ground GND through the resistor R2.

温度补偿电路,利用1.8V与3.3V的MOS管栅源电压差产生具有低温漂的基准电压,并起到抑制电源噪声作用,再由3.3V的MOS管M26及1.8V的MOS管M27栅源电压差产生具有低温漂的基准电压VrefThe temperature compensation circuit uses the 1.8V and 3.3V MOS transistor grid-source voltage difference to generate a reference voltage with low temperature drift, and plays a role in suppressing power supply noise, and then the 3.3V MOS transistor M26 and 1.8V MOS transistor M27 grid-source The voltage difference produces a reference voltage V ref with a low temperature drift.

本发明的工作原理为:Working principle of the present invention is:

启动电路中,MOS管M1、MOS管M2、MOS管M3栅漏相接起电阻作用,MOS管M4、MOS管M7和MOS管M10源漏接于地等效为电容,MOS管M5、MOS管M6组成第一反相器,MOS管M8、MOS管M9组成第二反相器,MOS管M5、MOS管M8、MOS管M11的源极电压为VDD,电源电压VDD从零开始上升到VTH后,MOS管M1、MOS管M2、MOS管M3逐渐导通,为作为电容的MOS管M4充电,MOS管M4上极板为低电平,MOS管M5导通,MOS管M6截止,为MOS管M7充电,当MOS管M4充电完成,MOS管M4上极板为高电平,MOS管M5截止,MOS管M6导通,MOS管M7上极板为低电平,MOS管M8导通,MOS管M9截止,为MOS管M10充电,当MOS管M7充电完成,MOS管M7上极板为高电平,MOS管M8截止,MOS管M9导通,当MOS管M10上极板电位为低电平,使MOS管M11导通,将电流通过十一MOS管注入到基准电流源电路中摆脱简并偏置点,当MOS管M10充电完成,上极板电位为高电平,使MOS管M11截止,启动电路与基准源核心电路脱离,完成启动后MOS管M1、MOS管M2、MOS管M3处于截止状态,没有静态电流,不消耗功率。In the start-up circuit, the gate and drain of MOS tube M1, MOS tube M2, and MOS tube M3 are connected to act as resistors, the source and drain of MOS tube M4, MOS tube M7 and MOS tube M10 are connected to the ground, which is equivalent to a capacitor, and the MOS tube M5, MOS tube M6 forms the first inverter, MOS transistor M8 and MOS transistor M9 form the second inverter, the source voltage of MOS transistor M5, MOS transistor M8, and MOS transistor M11 is VDD, and the power supply voltage VDD rises from zero to V TH Finally, the MOS tube M1, MOS tube M2, and MOS tube M3 are gradually turned on to charge the MOS tube M4 as a capacitor. The tube M7 is charged. When the MOS tube M4 is charged, the upper plate of the MOS tube M4 is at a high level, the MOS tube M5 is cut off, the MOS tube M6 is turned on, the upper plate of the MOS tube M7 is at a low level, and the MOS tube M8 is turned on. The MOS tube M9 is turned off to charge the MOS tube M10. When the charging of the MOS tube M7 is completed, the upper plate of the MOS tube M7 is at a high level, the MOS tube M8 is turned off, and the MOS tube M9 is turned on. When the potential of the upper plate of the MOS tube M10 is low Level, so that the MOS tube M11 is turned on, and the current is injected into the reference current source circuit through eleven MOS tubes to get rid of the degeneracy bias point. When the MOS tube M10 is fully charged, the upper plate potential is high, so that the MOS tube When M11 is off, the start-up circuit is separated from the core circuit of the reference source. After the start-up is completed, the MOS transistor M1, MOS transistor M2, and MOS transistor M3 are in the cut-off state, with no quiescent current and no power consumption.

本发明的核心电路包括基准电流源电路及温度补偿电路。The core circuit of the present invention includes a reference current source circuit and a temperature compensation circuit.

基准电流源电路中MOS管均工作在亚阈值区,MOS管工作在亚阈值区的I-V特性可以表示为(1)式:In the reference current source circuit, the MOS transistors all work in the sub-threshold region, and the I-V characteristics of the MOS transistors working in the sub-threshold region can be expressed as formula (1):

当VDS大于4倍VT时,可以忽略VDS的影响,工作在亚阈值区的I-V特性可以表示为(2)式:When V DS is greater than 4 times V T , the influence of V DS can be ignored, and the IV characteristics working in the subthreshold region can be expressed as (2) formula:

进而可以得到MOS管的栅源电压如(3)式:Furthermore, the gate-source voltage of the MOS transistor can be obtained as formula (3):

电阻R1两端的电压等于工作在亚阈值区的MOS管M18的栅源电压与MOS管M19的栅源电压差,可以得到基准电流源电路电流ID如(4)式:The voltage across the resistor R1 is equal to the difference between the gate-source voltage of the MOS transistor M18 operating in the sub-threshold region and the gate-source voltage of the MOS transistor M19 , and the current ID of the reference current source circuit can be obtained as in formula (4):

其中,in,

μ=μ0(T0/T)m (6)μ=μ 0 (T 0 /T) m (6)

VT=kBT/q (7)V T =k B T/q (7)

通过调整K18和K19的比值从而调节ID与温度T关系,可得 By adjusting the ratio of K 18 and K 19 to adjust the relationship between ID and temperature T , we can get

上述式中,ID是MOS管的漏端电流,K=W/L是MOS管的宽长比;W是MOS管的宽;L是MOS管的长;I0为特征电流;μ是MOS管的电子迁移率;μ0是参考温度T0下电子迁移率;T0是参考温度;T是绝对温度;m是温度指数;VGS是MOS管的栅源电压;VDS是MOS管的漏源电压;VTH是MOS管的阈值电压;η是亚阈值区斜率因子,取决于栅氧化层和损耗层电容,定为常数;VT是热电压;kB是玻尔兹曼常数;q是电子电荷。In the above formula, ID is the drain current of the MOS tube, K =W/L is the width-to-length ratio of the MOS tube; W is the width of the MOS tube; L is the length of the MOS tube; I 0 is the characteristic current; μ is the MOS tube The electron mobility of the tube; μ 0 is the electron mobility at the reference temperature T 0 ; T 0 is the reference temperature; T is the absolute temperature; m is the temperature index; V GS is the gate-source voltage of the MOS tube; V DS is the voltage of the MOS tube Drain-source voltage; V TH is the threshold voltage of the MOS tube; η is the slope factor of the sub-threshold region, which depends on the capacitance of the gate oxide layer and the loss layer, and is set as a constant; V T is the thermal voltage; k B is the Boltzmann constant; q is the electron charge.

温度补偿电路中,利用1.8V MOS管和3.3V MOS管的栅源电压差,得到一个低温漂的参考电压。由电路连接关系可以得出输出基准电压Vref,如(8)式:In the temperature compensation circuit, a reference voltage with low temperature drift is obtained by using the gate-source voltage difference between the 1.8V MOS tube and the 3.3V MOS tube. The output reference voltage V ref can be obtained from the circuit connection relationship, such as formula (8):

Vref=VGSM26-VGSM27 (8)V ref =V GSM26 -V GSM27 (8)

利用工作MOS管在亚阈值区的I-V特性,可以进一步得到输出电压Vref,如(9)式:Using the IV characteristics of the working MOS transistor in the subthreshold region, the output voltage V ref can be further obtained, as shown in formula (9):

阈值电压的表达式为(10)式:The expression of the threshold voltage is (10) formula:

VTH=VTH0-κT (10)V TH =V TH0 -κT (10)

VT具有正温度系数,△VTH具有负温度系数,利用具有正温度系数的VT和具有负温度系数的△VTH相互调节,因此可以得到与温度无关的输出基准电压Vref;阈值电压进一步可以表示为(11)式:V T has a positive temperature coefficient, and △V TH has a negative temperature coefficient. By using V T with a positive temperature coefficient and △V TH with a negative temperature coefficient to adjust each other, an output reference voltage V ref that has nothing to do with temperature can be obtained; the threshold voltage It can be further expressed as formula (11):

其中,in,

阈值电压的温度系数如(13)式:The temperature coefficient of the threshold voltage is as in formula (13):

工艺对温度系数κ变化几乎没有影响,因此参考电压Vref的温度系数TC几乎不依赖工艺变化,进而可以得出参考电压的温度系数TC如(14)式:The process has almost no influence on the change of the temperature coefficient κ, so the temperature coefficient TC of the reference voltage V ref hardly depends on the process change, and then the temperature coefficient TC of the reference voltage can be obtained as formula (14):

令参考电压的温度系数为零,则可以确定MOS管的宽长比如(15)式:Let the temperature coefficient of the reference voltage be zero, then the width and length of the MOS tube can be determined such as formula (15):

从(15)式看出,通过对k27/k26仔细调整,更好地实现温度补偿;使用电容C1来改善带隙基准电压源的电源电压抑制比。It can be seen from (15) that by carefully adjusting k 27 /k 26 , temperature compensation can be better realized; use capacitor C1 to improve the power supply voltage rejection ratio of the bandgap reference voltage source.

上述式中,tOX,i表示MOS管Mi的栅氧化层厚度;VTH0表示绝对温度为0K时的阈值电压值;κ=dVTH/dT为VTH的温度系数TC;Eg为带隙;ψB为费米能级势能与本征能级势能之差;△VTH为阈值电压之差;εSi表示硅衬底的相对电介质常数;NA为衬底掺杂浓度;Nc为导带的有效态状态密度;Nv为价带的有效态状态密度;ni为本征载流子浓度。In the above formula, t OX,i represents the thickness of the gate oxide layer of the MOS transistor Mi; V TH0 represents the threshold voltage value when the absolute temperature is 0K; κ=dV TH /dT is the temperature coefficient TC of VTH; E g is the band gap; ψ B is the difference between the Fermi level potential energy and the intrinsic energy level potential energy; △V TH is the difference between the threshold voltage; ε Si is the relative dielectric constant of the silicon substrate; N A is the substrate doping concentration; N c is the conductivity Nv is the effective density of states of the valence band; n i is the intrinsic carrier concentration.

本发明涉及集成电路设计领域,具体涉及一种全共栅共源基准电压源,主要解决现有技术电路功耗大、版图面积大、器件与标准CMOS基准电压源不匹配,性能有所欠佳的问题。主要由三部分构成:(1)启动电路,在本发明优选实施例中,上述启动电路包括PMOS管MOS管M1、MOS管M2、MOS管M3、MOS管M5、MOS管M8、MOS管M11和NMOS管MOS管M4、MOS管M6、MOS管M7、MOS管M9、MOS管M10;用于电源上电时提供电流,使基准电压源摆脱简并偏置点,不需要大面积电容、大阻值电阻,正常工作无直流电流,减小面积降低功耗。(2)基准电流源电路,在本发明优选实施例中,上述基准电流源电路包括PMOS管MOS管M12、MOS管M13、MOS管M14、MOS管M15和NMOS管MOS管M16、MOS管M17、MOS管M18、MOS管M19及电阻R1;利用共源共栅电流镜起到抑制电源噪声作用,利用工作在亚阈值区MOS管的工作特性,产生基准电流。(3)温度补偿电路,在本发明优选实施例中,上述温度补偿电路包括PMOS管MOS管M20、MOS管M21、MOS管M22、MOS管M23和NMOS管MOS管M24、MOS管M25、MOS管M26、MOS管M27、MOS管M28及电阻R1、电容C1;采用共源共栅电流镜,抑制电源噪声,采用1.8V MOS管和3.3V MOS管栅源电压差,通过相互调节,得到一个与温度无关的基准电压。功耗极低仅为纳瓦量级、且未使双极性晶体管,不仅能消除温度变化的影响、减小版图面积,还能与标准CMOS工艺完全兼容,降低了生产成本,同时具有较高电源电压抑制比、低电源电压调整率、低温漂系数等性能好的特点。在SMIC 0.18-um CMOS工艺标准下,在Cadence Spectre仿真器下本基准电压源的电源电压抑制比在低频时为-54.9dB,在高频时为-76dB,在-50—120的温度范围内具有21.3ppm/℃的温度系数,在1.3V—3.3V电源电压范围内具有0.03%的电源电压调整率,其功耗为108nW,这些仿真结果验证了以上措施的有效性。The present invention relates to the field of integrated circuit design, in particular to a full-cascode common-source reference voltage source, which mainly solves the problems of large power consumption, large layout area, mismatch between devices and standard CMOS reference voltage sources, and poor performance in the prior art. The problem. It mainly consists of three parts: (1) Start-up circuit. In a preferred embodiment of the present invention, the above-mentioned start-up circuit includes PMOS transistors MOS transistor M1, MOS transistor M2, MOS transistor M3, MOS transistor M5, MOS transistor M8, MOS transistor M11 and NMOS tube MOS tube M4, MOS tube M6, MOS tube M7, MOS tube M9, MOS tube M10; used to provide current when the power supply is powered on, so that the reference voltage source can get rid of the degeneracy bias point, and does not need large-area capacitors and large resistance Value resistance, no DC current in normal operation, reduced area and reduced power consumption. (2) Reference current source circuit. In a preferred embodiment of the present invention, the reference current source circuit includes PMOS transistors MOS transistor M12, MOS transistor M13, MOS transistor M14, MOS transistor M15 and NMOS transistors MOS transistor M16, MOS transistor M17, MOS transistor M18, MOS transistor M19 and resistor R1; use cascode current mirror to suppress power supply noise, and use the working characteristics of MOS transistors working in the sub-threshold region to generate reference current. (3) Temperature compensation circuit. In a preferred embodiment of the present invention, the above temperature compensation circuit includes PMOS transistors MOS transistor M20, MOS transistor M21, MOS transistor M22, MOS transistor M23 and NMOS transistors MOS transistor M24, MOS transistor M25, MOS transistor M26, MOS tube M27, MOS tube M28, resistor R1, and capacitor C1; use cascode current mirror to suppress power supply noise, use 1.8V MOS tube and 3.3V MOS tube gate-source voltage difference, through mutual adjustment, get a Temperature Independent Reference Voltage. The extremely low power consumption is only on the order of nanowatts, and no bipolar transistors are used, which can not only eliminate the influence of temperature changes, reduce the layout area, but also be fully compatible with standard CMOS processes, reduce production costs, and have high Power supply voltage rejection ratio, low power supply voltage regulation rate, low temperature drift coefficient and other good performance characteristics. Under the SMIC 0.18-um CMOS process standard, the power supply voltage rejection ratio of this reference voltage source under the Cadence Specter emulator is -54.9dB at low frequencies, -76dB at high frequencies, and in the temperature range of -50—120 It has a temperature coefficient of 21.3ppm/℃, a power supply voltage regulation rate of 0.03% in the range of 1.3V-3.3V power supply voltage, and a power consumption of 108nW. These simulation results verify the effectiveness of the above measures.

本发明的功耗极低仅为纳瓦量级、且未使用双极性晶体管,不仅能消除温度变化的影响、减小版图面积,还能与标准CMOS工艺完全兼容,降低了生产成本,同时具有较高电源电压抑制比、极低电源电压调整率、低温漂系数等性能好的特点。The power consumption of the present invention is only nanowatts, and no bipolar transistors are used, which can not only eliminate the influence of temperature changes, reduce the layout area, but also be fully compatible with standard CMOS processes, reducing production costs, and at the same time It has the characteristics of high power supply voltage rejection ratio, extremely low power supply voltage adjustment rate, and low temperature drift coefficient.

Claims (3)

1.一种全共栅共源基准电压源,包括并接于电源VDD与地GND之间的启动电路、基准电流源电路和温度补偿电路;启动电路、基准电流源电路和温度补偿电路依次连接;1. A full common-gate common-source reference voltage source, comprising a start-up circuit, a reference current source circuit and a temperature compensation circuit connected in parallel between the power supply VDD and the ground GND; the start-up circuit, the reference current source circuit and the temperature compensation circuit are sequentially connected ; 启动电路输出端与基准电流源电路连接,用于电源上电时提供启动电流,使基准电压源摆脱简并偏置点;The output terminal of the start-up circuit is connected with the reference current source circuit, which is used to provide a start-up current when the power supply is powered on, so that the reference voltage source gets rid of the degeneracy bias point; 基准电流源电路的输出端与温度补偿电路连接,利用共源共栅电流镜提高电源电压抑制比和电压调整率,用于产生基准电流;The output terminal of the reference current source circuit is connected with the temperature compensation circuit, and the cascode current mirror is used to improve the power supply voltage rejection ratio and the voltage adjustment rate for generating the reference current; 温度补偿电路,用于产生低温漂的基准电压,采用共源共栅电流镜,从基准电流源电路中复制电流,温度补偿电路输出电压即为该基准电压源输出电压VrefThe temperature compensation circuit is used to generate a reference voltage with low temperature drift, and a cascode current mirror is used to copy the current from the reference current source circuit, and the output voltage of the temperature compensation circuit is the output voltage V ref of the reference voltage source; 其特征在于:It is characterized by: 温度补偿电路由MOS管M20-MOS管M28、电阻R2和电容C1组成;The temperature compensation circuit is composed of MOS tube M20-MOS tube M28, resistor R2 and capacitor C1; MOS管M20和MOS管M21的源极与电源VDD连接;MOS管M26的源极与地GND连接;MOS管M20的栅极和MOS管M21的栅极形成温度补偿电路的第一电流支路的输入端,与基准电流源电路的第一电流支路输出端连接;MOS管M20的漏极与MOS管M22的源极连接;MOS管M22的栅极和MOS管M23的栅极形成温度补偿电路的第二电流支路的输入端,与基准电流源电路的第二电流支路输出端连接;MOS管M24的栅极与漏极共接后,与MOS管M25的栅极连接;MOS管M24的漏极与MOS管M22的漏极连接;MOS管M26的栅极与漏极共接后,与MOS管M27的栅极连接;MOS管M26的漏极与MOS管M24的源极连接;MOS管M21的漏极与MOS管M23的源极连接;MOS管M23的漏极与MOS管M25的漏极连接;MOS管M25的源极与MOS管M27的漏极连接;MOS管M28的源极经电阻R2与地GND连接;电容C1的一端接地GND,电容C1的另一端、MOS管M28的栅极与漏极、以及MOS管M27的源极连接后,形成温度补偿电路的输出端,该温度补偿电路输出端即为整个基准电压源的基准电压Vref的输出端。The sources of the MOS transistor M20 and the MOS transistor M21 are connected to the power supply VDD; the source of the MOS transistor M26 is connected to the ground GND; the gate of the MOS transistor M20 and the gate of the MOS transistor M21 form the first current branch of the temperature compensation circuit The input end is connected to the output end of the first current branch of the reference current source circuit; the drain of the MOS transistor M20 is connected to the source of the MOS transistor M22; the gate of the MOS transistor M22 and the gate of the MOS transistor M23 form a temperature compensation circuit The input terminal of the second current branch circuit is connected with the output terminal of the second current branch circuit of the reference current source circuit; after the gate and drain of the MOS transistor M24 are connected together, they are connected with the gate electrode of the MOS transistor M25; the MOS transistor M24 The drain of the MOS transistor M22 is connected to the drain of the MOS transistor M22; the gate of the MOS transistor M26 is connected to the drain of the MOS transistor M27, and is connected to the gate of the MOS transistor M27; the drain of the MOS transistor M26 is connected to the source of the MOS transistor M24; The drain of the tube M21 is connected to the source of the MOS tube M23; the drain of the MOS tube M23 is connected to the drain of the MOS tube M25; the source of the MOS tube M25 is connected to the drain of the MOS tube M27; the source of the MOS tube M28 Connect to ground GND through resistor R2; one end of capacitor C1 is grounded to GND, and the other end of capacitor C1, the gate and drain of MOS transistor M28, and the source of MOS transistor M27 are connected to form the output end of the temperature compensation circuit. The output terminal of the temperature compensation circuit is the output terminal of the reference voltage V ref of the entire reference voltage source. 2.根据权利要求1所述的一种全共栅共源基准电压源,其特征在于:启动电路由MOS管M1-MOS管M11组成;2. A kind of all-cascode common-source reference voltage source according to claim 1, characterized in that: the start-up circuit is composed of MOS transistor M1-MOS transistor M11; MOS管M1、MOS管M5、MOS管M8和MOS管M11的源极与电源VDD连接;MOS管M4、MOS管M7和MOS管M10的源极和漏极,以及MOS管M6和MOS管M9的源极与地GND连接;MOS管M1的栅极与漏极共接后与MOS管M2的源极连接;MOS管M2的栅极与漏极共接后与MOS管M3的源极连接;MOS管M3的栅极与漏极共接后,与MOS管M4的栅极连接;MOS管M5的栅极和MOS管M6的栅极共接后,与MOS管M3的栅极连接;MOS管M5的漏极与MOS管M6的漏极共接后,与MOS管M7的栅极连接;MOS管M8的栅极和MOS管M9的栅极共接后,与MOS管M7的栅极连接;MOS管M8的漏极与MOS管M9的漏极共接后,与MOS管M10的栅极连接;MOS管M11的栅极与连接MOS管M10的栅极连接;MOS管M11的漏极作为启动电路的输出端,与基准电流源电路的输入端连接。The sources of MOS transistor M1, MOS transistor M5, MOS transistor M8 and MOS transistor M11 are connected to the power supply VDD; the source and drain of MOS transistor M4, MOS transistor M7 and MOS transistor M10, and the MOS transistor M6 and MOS transistor M9 The source is connected to the ground GND; the gate and drain of the MOS transistor M1 are connected to the source of the MOS transistor M2; the gate and the drain of the MOS transistor M2 are connected to the source of the MOS transistor M3; After the gate and drain of the tube M3 are connected together, they are connected to the gate of the MOS tube M4; after the gates of the MOS tube M5 and the gates of the MOS tube M6 are co-connected, they are connected to the gate of the MOS tube M3; the MOS tube M5 After the drain of the MOS transistor M6 is connected to the drain of the MOS transistor M6, it is connected to the gate of the MOS transistor M7; after the gate of the MOS transistor M8 is connected to the gate of the MOS transistor M9, it is connected to the gate of the MOS transistor M7; After the drain of the tube M8 is connected with the drain of the MOS tube M9, it is connected to the gate of the MOS tube M10; the gate of the MOS tube M11 is connected to the gate of the MOS tube M10; the drain of the MOS tube M11 is used as a starting circuit The output terminal of is connected with the input terminal of the reference current source circuit. 3.根据权利要求1所述的一种全共栅共源基准电压源,其特征在于:基准电流源电路由MOS管M12-MOS管M19和电阻R1组成;3. A kind of full cascode common source reference voltage source according to claim 1, is characterized in that: reference current source circuit is made up of MOS transistor M12-MOS transistor M19 and resistance R1; MOS管M12和MOS管M13的源极与电源VDD连接;MOS管M18的源极与地GND连接;MOS管M12的漏极与MOS管M14的源极连接;MOS管M13的栅极与漏极共接后,与MOS管M12的栅极连接;MOS管M13的漏极形成基准电流源电路的第一电流支路输出端,并与温度补偿电路的第一电流支路输入端连接;MOS管M13的漏极与MOS管M15的源极连接;MOS管M15的栅极与漏极共接后,与MOS管M14的栅极连接,MOS管M15的漏极形成基准电流源电路的第二电流支路输出端,并与温度补偿电路的第二电流支路输入端连接;MOS管M17的漏极与MOS管M15的漏极连接;MOS管M17的源极与MOS管M19的漏极连接;MOS管M19的源极经电阻R1与地GND连接;MOS管M16的栅极与漏极共接后,与MOS管M17的栅极连接;MOS管M16的漏极与MOS管M14的漏极连接;MOS管M18的栅极与漏极共接后,与MOS管M19的栅极连接;MOS管M18的漏极与MOS管M16的源极连接。The sources of the MOS transistor M12 and the MOS transistor M13 are connected to the power supply VDD; the source of the MOS transistor M18 is connected to the ground GND; the drain of the MOS transistor M12 is connected to the source of the MOS transistor M14; the gate and the drain of the MOS transistor M13 After common connection, it is connected with the gate of MOS transistor M12; the drain of MOS transistor M13 forms the first current branch output end of the reference current source circuit, and is connected with the first current branch input end of the temperature compensation circuit; The drain of M13 is connected to the source of MOS transistor M15; after the gate and drain of MOS transistor M15 are connected together, they are connected to the gate of MOS transistor M14, and the drain of MOS transistor M15 forms the second current of the reference current source circuit The branch output terminal is connected to the second current branch input terminal of the temperature compensation circuit; the drain of the MOS transistor M17 is connected to the drain of the MOS transistor M15; the source of the MOS transistor M17 is connected to the drain of the MOS transistor M19; The source of the MOS transistor M19 is connected to the ground GND through the resistor R1; the gate and the drain of the MOS transistor M16 are connected to the gate of the MOS transistor M17; the drain of the MOS transistor M16 is connected to the drain of the MOS transistor M14 After the gate and drain of the MOS transistor M18 are connected together, they are connected to the gate of the MOS transistor M19; the drain of the MOS transistor M18 is connected to the source of the MOS transistor M16.
CN201710257347.8A 2017-04-19 2017-04-19 An all-cascode common source reference voltage source Active CN107066015B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201710257347.8A CN107066015B (en) 2017-04-19 2017-04-19 An all-cascode common source reference voltage source

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710257347.8A CN107066015B (en) 2017-04-19 2017-04-19 An all-cascode common source reference voltage source

Publications (2)

Publication Number Publication Date
CN107066015A CN107066015A (en) 2017-08-18
CN107066015B true CN107066015B (en) 2018-03-09

Family

ID=59599775

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710257347.8A Active CN107066015B (en) 2017-04-19 2017-04-19 An all-cascode common source reference voltage source

Country Status (1)

Country Link
CN (1) CN107066015B (en)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108363447B (en) * 2018-03-02 2020-05-01 湖南大学 A Low Temperature Coefficient Full MOS Current Source Circuit With Process Compensation
CN108469870A (en) * 2018-05-30 2018-08-31 丹阳恒芯电子有限公司 A kind of reference circuit applied in Internet of Things
CN109343653B (en) * 2018-09-19 2020-07-24 安徽矽磊电子科技有限公司 Starting circuit of band-gap reference voltage source
CN112684844B (en) * 2019-10-18 2022-08-16 圣邦微电子(北京)股份有限公司 Low dropout regulator
CN111552343B (en) * 2020-05-22 2022-08-16 聚洵半导体科技(上海)有限公司 Low-voltage low-current bias current circuit
CN111966158B (en) * 2020-08-24 2021-10-01 中国电子科技集团公司第二十四研究所 A complementary low-drift constant current source and its control method
CN113687683A (en) * 2021-09-06 2021-11-23 武汉职业技术学院 Pre-voltage stabilizing circuit
CN114546013A (en) * 2022-01-26 2022-05-27 中山大学 A Reference Startup Circuit Using Comparator Sensing Current with Mismatch
CN115145346B (en) * 2022-08-02 2023-09-22 深圳市诚芯微科技股份有限公司 Band gap reference circuit
CN115357085B (en) * 2022-08-30 2023-08-08 广东工业大学 A self-biased CMOS voltage reference source and a method for determining linearity sensitivity and power supply rejection ratio
CN116412926A (en) * 2023-03-28 2023-07-11 昆明物理研究所 A temperature measuring circuit and digital temperature sensor for generating temperature sensitive current
CN116880643A (en) * 2023-07-31 2023-10-13 无锡艾为集成电路技术有限公司 Bandgap reference circuit with wide frequency and high power supply rejection ratio

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100707306B1 (en) * 2005-03-03 2007-04-12 삼성전자주식회사 A reference voltage generator having various temperature coefficients inversely proportional to temperature and a display device having the same
KR101645449B1 (en) * 2009-08-19 2016-08-04 삼성전자주식회사 Current reference circuit
CN203838588U (en) * 2014-03-18 2014-09-17 苏州市职业大学 Self-biased bandgap reference
CN104460799B (en) * 2014-11-24 2017-04-05 中国科学院微电子研究所 CMOS reference voltage source circuit
CN104950971B (en) * 2015-06-11 2016-08-24 中国人民解放军国防科学技术大学 A kind of low-power consumption subthreshold value type CMOS band-gap reference voltage circuit
CN105468085B (en) * 2016-01-19 2017-06-06 桂林电子科技大学 A kind of CMOS reference voltage sources without Bipolar transistors
CN206696736U (en) * 2017-04-19 2017-12-01 桂林电子科技大学 An all-cascode common source reference voltage source

Also Published As

Publication number Publication date
CN107066015A (en) 2017-08-18

Similar Documents

Publication Publication Date Title
CN107066015B (en) An all-cascode common source reference voltage source
CN106843358B (en) A kind of high PSRR whole CMOS reference voltage source
CN105278606B (en) A kind of subthreshold value whole CMOS reference voltage source
CN107861557B (en) A high-order temperature-compensated bandgap reference circuit for a diode realized by a MOS transistor
CN106527559B (en) A kind of low-voltage nanowatt magnitude whole CMOS current-mode reference voltage source
CN103513689B (en) A kind of low-power reference source circuit
CN108897365A (en) A kind of high-precision current model reference voltage source
CN205139757U (en) Full CMOS reference voltage source of sub -threshold
CN207051761U (en) A high-precision reference voltage source based on resistance of different materials
CN107272804A (en) A high-precision reference voltage source based on resistance of different materials
CN105468085B (en) A kind of CMOS reference voltage sources without Bipolar transistors
CN203838588U (en) Self-biased bandgap reference
CN113377147B (en) Sub-threshold band-gap reference voltage source circuit
CN206696736U (en) An all-cascode common source reference voltage source
CN105094207A (en) Band gap reference source eliminating bulk effect
CN107967022B (en) Dual-output low-temperature drift reference voltage source
CN205375264U (en) CMOS reference voltage source of no bipolar transistor
CN103901935A (en) Automatic biasing band-gap reference source
CN111796625A (en) Ultra-low power consumption CMOS voltage reference circuit
CN206573970U (en) A kind of high PSRR whole CMOS reference voltage source
CN105955384B (en) Non-band-gap reference voltage source
CN206292654U (en) A low-voltage nanowatt full CMOS current-mode voltage reference
CN107797601A (en) A kind of design of the reference voltage source of the full metal-oxide-semiconductor of low-power consumption subthreshold value
CN115840486B (en) Curvature compensation band gap reference circuit
CN113325914A (en) Process self-compensation CMOS voltage reference source and design method thereof

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant