CN106876316A - Pressure ring and semiconductor processing equipment - Google Patents
Pressure ring and semiconductor processing equipment Download PDFInfo
- Publication number
- CN106876316A CN106876316A CN201510925349.0A CN201510925349A CN106876316A CN 106876316 A CN106876316 A CN 106876316A CN 201510925349 A CN201510925349 A CN 201510925349A CN 106876316 A CN106876316 A CN 106876316A
- Authority
- CN
- China
- Prior art keywords
- wafer
- diameter
- area
- ring portion
- pressure ring
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H10P72/76—
Landscapes
- Physical Vapour Deposition (AREA)
- Electrodes Of Semiconductors (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
Abstract
本发明提供的压环及半导体加工设备,其包括相互嵌套、且连为一体的外环部和内环部,其中,外环部的内径大于晶片的直径;在内环部的内径小于晶片的直径,且内环部的下表面被划分为多个第一区域和多个第二区域,第一区域和第二区域沿内环部的周向相间排布,其中,第一区域与晶片上表面的边缘区域相贴合;在第二区域形成有凹槽,以使内环部在该第二区域处遮挡晶片上表面的边缘区域,且不与之相接触。本发明提供的压环,其可以解决晶片的侧面或背面沉积有金属镀膜的问题,从而可以改善工艺结果。
The pressure ring and semiconductor processing equipment provided by the present invention comprise an outer ring part and an inner ring part which are nested with each other and connected as a whole, wherein the inner diameter of the outer ring part is larger than the diameter of the wafer; the inner diameter of the inner ring part is smaller than that of the wafer diameter, and the lower surface of the inner ring part is divided into a plurality of first areas and a plurality of second areas, the first area and the second area are arranged alternately along the circumference of the inner ring part, wherein the first area and the wafer The edge area of the upper surface is attached; a groove is formed in the second area, so that the inner ring part blocks and does not contact the edge area of the upper surface of the wafer at the second area. The pressure ring provided by the invention can solve the problem that the metal coating film is deposited on the side or back of the wafer, thereby improving the process result.
Description
技术领域technical field
本发明涉及半导体制造领域,具体地,涉及一种压环及半导体加工设备。The invention relates to the field of semiconductor manufacturing, in particular to a pressure ring and semiconductor processing equipment.
背景技术Background technique
在集成电路的制造过程中,通常采用物理气相沉积(PhysicalVapor Deposition,以下简称PVD)技术进行在晶片上沉积金属层等材料的沉积工艺。随着硅通孔(Through Silicon Via,以下简称TSV)技术的广泛应用,PVD技术主要被应用于在硅通孔内沉积阻挡层和铜籽晶层。在进行硅通孔的沉积工艺时,通常采用压环(clamp ring)对晶片进行固定。In the manufacturing process of integrated circuits, physical vapor deposition (Physical Vapor Deposition, hereinafter referred to as PVD) technology is usually used to deposit materials such as metal layers on wafers. With the widespread application of Through Silicon Via (TSV) technology, PVD technology is mainly used to deposit barrier layers and copper seed layers in the through silicon vias. During the TSV deposition process, a clamp ring is usually used to fix the wafer.
图1为现有的压环在固定晶片后的俯视图。请参阅图1,压环包括环状本体1,在该环状本体1的内周壁上设置有多个压爪3,多个压爪3沿环状本体1的周向间隔、且均匀分布。各个压爪3压住晶片2上表面的边缘区域,从而实现对晶片2的固定。FIG. 1 is a top view of a conventional pressure ring after fixing a wafer. Please refer to FIG. 1 , the pressure ring includes an annular body 1 , and a plurality of pressure jaws 3 are arranged on the inner peripheral wall of the annular body 1 , and the plurality of pressure jaws 3 are spaced and evenly distributed along the circumferential direction of the annular body 1 . Each pressing claw 3 presses the edge area of the upper surface of the wafer 2, thereby realizing the fixing of the wafer 2.
但是,上述压环在实际应用中不可避免地存在以下问题:However, the above pressure ring inevitably has the following problems in practical applications:
图2A为图1中A区域的局部剖视图。图2B为图1中B区域的局部剖视图。请一并参阅图2A和图2B,A区域为压爪3压住晶片2的区域;B区域为相邻的两个压爪3之间的区域。其中,在B区域,在环状本体1的内周壁与晶片2的外周壁之间存在间隙,这使得在进行沉积工艺的过程中,金属离子(以Al为例)会进入该间隙内,并最终沉积到晶片的侧面或背面,形成金属镀膜,这层镀膜会极大干扰后续工艺,最终对工艺结果造成影响。FIG. 2A is a partial cross-sectional view of area A in FIG. 1 . FIG. 2B is a partial cross-sectional view of area B in FIG. 1 . Please refer to FIG. 2A and FIG. 2B together, area A is the area where the pressing jaws 3 press the wafer 2 ; area B is the area between two adjacent pressing jaws 3 . Wherein, in region B, there is a gap between the inner peripheral wall of the annular body 1 and the outer peripheral wall of the wafer 2, which makes metal ions (taking Al as an example) enter the gap during the deposition process, and Finally, it is deposited on the side or back of the wafer to form a metal coating, which will greatly interfere with the subsequent process and ultimately affect the process results.
发明内容Contents of the invention
本发明旨在至少解决现有技术中存在的技术问题之一,提出了一种压环及半导体加工设备,其可以解决晶片的侧面或背面沉积有金属镀膜的问题,从而可以改善工艺结果。The present invention aims to solve at least one of the technical problems in the prior art, and proposes a pressure ring and semiconductor processing equipment, which can solve the problem of metal coating deposited on the side or back of the wafer, thereby improving the process results.
为实现本发明的目的而提供一种压环,用于通过压住晶片上表面的边缘区域来固定所述晶片,包括相互嵌套、且连为一体的外环部和内环部,其中,所述外环部的内径大于所述晶片的直径;在所述内环部的内径小于所述晶片的直径,且所述内环部的下表面被划分为多个第一区域和多个第二区域,所述第一区域和第二区域沿所述内环部的周向相间排布,其中,所述第一区域与所述晶片上表面的边缘区域相贴合;在所述第二区域形成有凹槽,以使所述内环部在该第二区域处遮挡所述晶片上表面的边缘区域,且不与之相接触。In order to realize the object of the present invention, a pressure ring is provided, which is used to fix the wafer by pressing against the edge area of the upper surface of the wafer, including an outer ring part and an inner ring part that are nested and connected together, wherein, The inner diameter of the outer ring portion is larger than the diameter of the wafer; the inner diameter of the inner ring portion is smaller than the diameter of the wafer, and the lower surface of the inner ring portion is divided into a plurality of first regions and a plurality of second regions. Two areas, the first area and the second area are arranged alternately along the circumference of the inner ring, wherein the first area is attached to the edge area of the upper surface of the wafer; A groove is formed in the area, so that the inner ring part covers and does not contact the edge area of the upper surface of the wafer at the second area.
优选的,所述内环部的尺寸遵循以下公式:Preferably, the size of the inner ring follows the following formula:
其中,a为所述凹槽的底面和所述晶片的上表面之间的竖直间距;D为所述晶片的直径;d为所述内环部的内径。Wherein, a is the vertical distance between the bottom surface of the groove and the upper surface of the wafer; D is the diameter of the wafer; d is the inner diameter of the inner ring.
优选的,所述凹槽的底面和所述晶片的上表面之间的竖直间距为0.3mm。Preferably, the vertical distance between the bottom surface of the groove and the upper surface of the wafer is 0.3mm.
优选的,所述晶片的直径与所述内环部的内径的差值的二分之一等于1mm。Preferably, half of the difference between the diameter of the wafer and the inner diameter of the inner ring part is equal to 1mm.
优选的,在所述第一区域上,且靠近所述内环部的环孔的周边处形成有凹部,用以减少所述内环部与所述晶片上表面的接触面积。Preferably, a recess is formed on the first region near the periphery of the ring hole of the inner ring to reduce the contact area between the inner ring and the upper surface of the wafer.
作为另一个技术方案,本发明还提供一种压环,用于通过压住晶片上表面的边缘区域来固定所述晶片,包括相互嵌套、且连为一体的外环部和内环部,其中,所述外环部的内径大于所述晶片的直径;所述内环部的内径小于所述晶片的直径,且所述内环部的下表面压住所述晶片上表面的边缘区域。As another technical solution, the present invention also provides a pressure ring, which is used to fix the wafer by pressing against the edge region of the upper surface of the wafer, including an outer ring part and an inner ring part that are nested and connected together, Wherein, the inner diameter of the outer ring part is larger than the diameter of the wafer; the inner diameter of the inner ring part is smaller than the diameter of the wafer, and the lower surface of the inner ring part presses the edge area of the upper surface of the wafer.
优选的,在所述内环部的下表面上,且靠近所述内环部的环孔的周边处形成有环形凹部,用以减少所述内环部与所述晶片上表面的接触面积。Preferably, an annular recess is formed on the lower surface of the inner ring part near the periphery of the ring hole of the inner ring part to reduce the contact area between the inner ring part and the upper surface of the wafer.
作为另一个技术方案,本发明还提供一种半导体加工设备,包括工艺腔室,在所述工艺腔室内设置有用于承载晶片的基座以及压环,所述压环用于通过压住所述晶片上表面的边缘区域,来将所述晶片固定在所述基座上,所述压环采用了本发明提供的上述压环。As another technical solution, the present invention also provides a semiconductor processing equipment, including a process chamber, in which a susceptor for carrying a wafer and a pressure ring are arranged, and the pressure ring is used to press the The edge area of the upper surface of the wafer is used to fix the wafer on the base, and the pressure ring adopts the above-mentioned pressure ring provided by the present invention.
优选的,所述半导体加工设备包括物理气相沉积设备,所述物理气相沉积设备用于在所述晶片上表面沉积Cu薄膜、Ti薄膜、Al薄膜、AlN薄膜、TiN薄膜、ITO薄膜、AlCu4薄膜或者TiW薄膜。Preferably, the semiconductor processing equipment includes physical vapor deposition equipment, and the physical vapor deposition equipment is used to deposit Cu thin film, Ti thin film, Al thin film, AlN thin film, TiN thin film, ITO thin film, AlCu thin film on the surface of the wafer Or TiW film.
优选的,所述半导体加工设备包括刻蚀设备或者预清洗设备。Preferably, the semiconductor processing equipment includes etching equipment or pre-cleaning equipment.
本发明具有以下有益效果:The present invention has the following beneficial effects:
本发明提供的压环,其包括相互嵌套、且连为一体的外环部和内环部,其中,外环部的内径大于晶片的直径;内环部的内径小于晶片的直径,且将该内环部的下表面划分为多个第一区域和多个第二区域,且沿内环部的周向相间排布。通过使第一区域与晶片上表面的边缘区域相贴合,来压住晶片上表面的边缘区域,从而实现对晶片的固定。同时,通过在第二区域形成有凹槽,可以使内环部在该第二区域处遮挡晶片上表面的边缘区域,且不与之相接触,从而在内环部的第二区域的遮挡作用下,不会有金属溅射到晶片的侧面或背面,而且由于内环部的第二区域不与晶片上表面相接触,不会减少沉积在晶片上表面的金属面积,从而可以改善工艺结果。The pressure ring provided by the present invention comprises an outer ring part and an inner ring part which are nested and connected together, wherein the inner diameter of the outer ring part is larger than the diameter of the wafer; the inner diameter of the inner ring part is smaller than the diameter of the wafer, and the The lower surface of the inner ring part is divided into a plurality of first regions and a plurality of second regions, which are arranged alternately along the circumferential direction of the inner ring part. The wafer is fixed by pressing the edge area of the upper surface of the wafer by making the first area stick to the edge area of the upper surface of the wafer. At the same time, by forming a groove in the second area, the inner ring can block the edge area of the upper surface of the wafer at the second area without being in contact with it, so that the shielding effect of the second area of the inner ring Therefore, there will be no metal sputtering to the side or back of the wafer, and since the second area of the inner ring portion is not in contact with the upper surface of the wafer, the area of metal deposited on the upper surface of the wafer will not be reduced, thereby improving the process results.
本发明还提供一种压环,其同样包括相互嵌套、且连为一体的外环部和内环部,其中,外环部的内径大于晶片的直径;内环部的内径小于晶片的直径,且内环部的下表面压住晶片上表面的边缘区域,也就是说,内环部的下表面整环压住晶片上表面的边缘区域,从而在压环与晶片之间不存在缝隙,也就不会有金属溅射到晶片的侧面或背面,从而可以改善工艺结果。The present invention also provides a pressure ring, which also includes an outer ring part and an inner ring part that are nested and connected together, wherein the inner diameter of the outer ring part is larger than the diameter of the wafer; the inner diameter of the inner ring part is smaller than the diameter of the wafer , and the lower surface of the inner ring part presses the edge area of the upper surface of the wafer, that is to say, the lower surface of the inner ring part presses the edge area of the upper surface of the wafer in its entirety, so that there is no gap between the pressure ring and the wafer, There is also no metal sputtering onto the sides or back of the wafer, which improves process results.
本发明提供的半导体加工设备,其通过采用本发明提供的上述压环,不仅不会有金属溅射到晶片的侧面或背面,而且不会减少沉积在晶片上表面的金属面积,从而可以改善工艺结果。The semiconductor processing equipment provided by the present invention, by adopting the above-mentioned pressure ring provided by the present invention, not only will there be no metal sputtering to the side or back of the wafer, but also the area of metal deposited on the upper surface of the wafer will not be reduced, so that the process can be improved result.
附图说明Description of drawings
图1为现有的压环在固定晶片后的俯视图;Fig. 1 is the top view of existing pressure ring after fixing wafer;
图2A为图1中A区域的局部剖视图;Figure 2A is a partial cross-sectional view of area A in Figure 1;
图2B为图1中B区域的局部剖视图;Fig. 2B is a partial sectional view of area B in Fig. 1;
图3为本发明实施例提供的一种压环的仰视图;Fig. 3 is a bottom view of a pressure ring provided by an embodiment of the present invention;
图4为图3中压环分别在第一区域和第二区域的局部剖视图;Fig. 4 is a partial cross-sectional view of the pressure ring in Fig. 3 in the first area and the second area;
图5A为本发明实施例提供的另一种压环的仰视图;以及Figure 5A is a bottom view of another pressure ring provided by an embodiment of the present invention; and
图5B为图5A中压环的局部剖视图。FIG. 5B is a partial cross-sectional view of the pressure ring in FIG. 5A .
具体实施方式detailed description
为使本领域的技术人员更好地理解本发明的技术方案,下面结合附图来对本发明提供的压环及半导体加工设备进行详细描述。In order for those skilled in the art to better understand the technical solutions of the present invention, the pressure ring and semiconductor processing equipment provided by the present invention will be described in detail below in conjunction with the accompanying drawings.
图3为本发明实施例提供的一种压环的仰视图。请参阅图3,压环用于通过压住晶片上表面的边缘区域来固定晶片。该压环包括相互嵌套、且连为一体的外环部11和内环部12,也就是说,压环采用整体的环状结构,且由外圈部分和内圈部分组成,该外圈部分即为外环部11,该外环部11的内径D1大于晶片的直径,从而在压环压住晶片时,外环部11不与晶片相接触。内圈部分即为内环部12,该内环部12的内径D2小于晶片的直径,且内环部12的下表面被划分为多个第一区域121和多个第二区域122,该第一区域121和第二区域122沿内环部12的周向相间排布。Fig. 3 is a bottom view of a pressure ring provided by an embodiment of the present invention. Referring to FIG. 3, the press ring is used to fix the wafer by pressing against the edge region of the upper surface of the wafer. The pressure ring includes an outer ring part 11 and an inner ring part 12 which are nested and connected together. That is to say, the pressure ring adopts an integral ring structure and is composed of an outer ring part and an inner ring part. The outer ring The part is the outer ring part 11, the inner diameter D1 of the outer ring part 11 is larger than the diameter of the wafer, so that when the pressure ring presses the wafer, the outer ring part 11 does not contact the wafer. The inner ring part is the inner ring part 12, the inner diameter D2 of the inner ring part 12 is smaller than the diameter of the wafer, and the lower surface of the inner ring part 12 is divided into a plurality of first regions 121 and a plurality of second regions 122, the first region The first area 121 and the second area 122 are arranged alternately along the circumferential direction of the inner ring portion 12 .
其中,图4为图3中压环分别在第一区域和第二区域的局部剖视图。如图4中(a)图所示,在内环部12的下表面中,第一区域121与晶片13上表面的边缘区域相贴合,从而压住晶片13上表面的边缘区域,以实现对晶片13的固定。如图4中(b)图所示,在第二区域122形成有凹槽,以使内环部12在该第二区域122处遮挡晶片13上表面的边缘区域,且不与之相接触。在内环部12的第二区域122的遮挡作用下,不会有金属溅射到晶片13的侧面或背面,而且由于内环部12的第二区域122不与晶片上表面相接触,不会减少沉积在晶片13上表面的金属面积,从而可以改善工艺结果。Wherein, FIG. 4 is a partial cross-sectional view of the pressure ring in FIG. 3 in the first region and the second region respectively. As shown in Figure 4 (a), in the lower surface of the inner ring portion 12, the first region 121 fits with the edge region of the upper surface of the wafer 13, thereby pressing the edge region of the upper surface of the wafer 13 to realize Fixation of the wafer 13. As shown in (b) of FIG. 4 , a groove is formed in the second region 122 so that the inner ring portion 12 blocks and does not contact the edge region of the upper surface of the wafer 13 at the second region 122 . Under the shielding effect of the second region 122 of the inner ring portion 12, no metal sputters to the side or back of the wafer 13, and since the second region 122 of the inner ring portion 12 is not in contact with the upper surface of the wafer, there will be no The area of metal deposited on the upper surface of wafer 13 is reduced, thereby improving process results.
优选的,内环部12的尺寸遵循以下公式:Preferably, the size of the inner ring part 12 follows the following formula:
其中,a为凹槽的底面122a和晶片13的上表面之间的竖直间距;D为晶片的直径;d为内环部12的内径D2。内环部12的尺寸通过遵循上述公式,可以保证金属不会溅射到晶片13的侧面。进一步优选的,凹槽122a的底面和晶片13的上表面之间的竖直间距a为0.3mm。晶片13的直径D与内环部12的内径D2的差值的二分之一(图4中(b)图中的尺寸b)等于1mm。Wherein, a is the vertical distance between the bottom surface 122a of the groove and the upper surface of the wafer 13; D is the diameter of the wafer; d is the inner diameter D2 of the inner ring portion 12. The size of the inner ring portion 12 can ensure that the metal will not be sputtered to the side of the wafer 13 by following the above formula. Further preferably, the vertical distance a between the bottom surface of the groove 122a and the upper surface of the wafer 13 is 0.3 mm. One-half of the difference between the diameter D of the wafer 13 and the inner diameter D2 of the inner ring portion 12 (dimension b in the diagram of (b) in FIG. 4 ) is equal to 1 mm.
另外,优选的,在第一区域121上,且靠近内环部12的环孔的周边处形成有凹部123,用以减少内环部12与晶片13上表面的接触面积,从而可以增大沉积在晶片13上表面的金属面积,进而可以改善工艺结果。In addition, preferably, on the first region 121, a recess 123 is formed near the periphery of the ring hole of the inner ring part 12, in order to reduce the contact area between the inner ring part 12 and the upper surface of the wafer 13, thereby increasing the deposition rate. The metal area on the top surface of wafer 13, in turn, can improve process results.
作为另一个技术方案,图5A为本发明实施例提供的另一种压环的仰视图。图5B为图5A中压环的局部剖视图。请一并参阅图5A和图5B,本发明还提供一种压环,用于通过压住晶片上表面的边缘区域来固定晶片。该压环包括相互嵌套、且连为一体的外环部21和内环部22,也就是说,压环采用整体的环状结构,且由外圈部分和内圈部分组成,该外圈部分即为外环部21,该外环部21的内径D3大于晶片24的直径,从而在压环压住晶片24时,外环部21不与晶片24相接触。内环部22的内径D4小于晶片24的直径,且该内环部22的下表面压住晶片24上表面的边缘区域,以实现对晶片24的固定。需要说明的是,图5A中的虚线是为了能够区分外环部21和内环部22的边界而设的,不属于压环的实体结构。As another technical solution, FIG. 5A is a bottom view of another pressure ring provided by an embodiment of the present invention. FIG. 5B is a partial cross-sectional view of the pressure ring in FIG. 5A . Please refer to FIG. 5A and FIG. 5B together. The present invention also provides a pressure ring for fixing the wafer by pressing against the edge region of the upper surface of the wafer. The pressure ring includes an outer ring part 21 and an inner ring part 22 which are nested and connected together. That is to say, the pressure ring adopts an integral ring structure and is composed of an outer ring part and an inner ring part. The outer ring Part is the outer ring portion 21 , the inner diameter D3 of the outer ring portion 21 is larger than the diameter of the wafer 24 , so that when the pressure ring presses the wafer 24 , the outer ring portion 21 does not contact the wafer 24 . The inner diameter D4 of the inner ring portion 22 is smaller than the diameter of the wafer 24 , and the lower surface of the inner ring portion 22 presses against the edge region of the upper surface of the wafer 24 to fix the wafer 24 . It should be noted that the dotted line in FIG. 5A is provided for distinguishing the boundary between the outer ring portion 21 and the inner ring portion 22 , and does not belong to the physical structure of the pressure ring.
由于内环部22的下表面整环压住晶片24上表面的边缘区域,从而在压环与晶片24之间不存在缝隙,也就不会有金属溅射到晶片24的侧面或背面,从而可以改善工艺结果。Since the lower surface of the inner ring portion 22 is pressed against the edge region of the upper surface of the wafer 24, there is no gap between the pressure ring and the wafer 24, and there is no metal sputtering to the side or back of the wafer 24, thereby Process results can be improved.
优选的,在内环部22的下表面上,且靠近内环部22的环孔的周边处形成有环形凹部23,用以减少内环部22与晶片24上表面的接触面积,从而可以增大沉积在晶片24上表面的金属面积,进而可以改善工艺结果。Preferably, on the lower surface of the inner ring part 22, an annular recess 23 is formed near the periphery of the ring hole of the inner ring part 22, in order to reduce the contact area between the inner ring part 22 and the upper surface of the wafer 24, thereby increasing The large area of metal deposited on the upper surface of the wafer 24, in turn, can improve the process results.
作为另一个技术方案,本发明实施例还提供一种半导体加工设备,其包括工艺腔室,在该工艺腔室内设置有用于承载晶片的基座以及压环,其中,该压环用于通过压住晶片上表面的边缘区域,来将晶片固定在基座上。而且,压环采用本发明实施例提供的上述两种压环。As another technical solution, an embodiment of the present invention also provides a semiconductor processing equipment, which includes a process chamber, and a base for carrying a wafer and a pressure ring are arranged in the process chamber, wherein the pressure ring is used to pass the pressure ring. Hold the edge area of the upper surface of the wafer to fix the wafer on the susceptor. Moreover, the pressure ring adopts the above two types of pressure rings provided by the embodiment of the present invention.
在实际应用中,半导体加工设备可以为物理气相沉积设备,该物理气相沉积设备用于在晶片上表面沉积Cu薄膜、Ti薄膜、Al薄膜、AlN薄膜、TiN薄膜、ITO薄膜、AlCu4薄膜或者TiW薄膜。或者,半导体加工设备还可以为刻蚀设备或者预清洗设备,用于对晶片进行刻蚀工艺。In practical application, semiconductor processing equipment can be physical vapor deposition equipment, and this physical vapor deposition equipment is used for depositing Cu thin film, Ti thin film, Al thin film, AlN thin film, TiN thin film, ITO thin film, AlCu thin film or TiW film. Alternatively, the semiconductor processing equipment may also be an etching equipment or a pre-cleaning equipment, which is used to perform an etching process on a wafer.
本发明实施例提供的半导体加工设备,其通过采用本发明实施例提供的上述两种压环,不仅不会有金属溅射到晶片的侧面或背面,而且不会减少沉积在晶片上表面的金属面积,从而可以改善工艺结果。In the semiconductor processing equipment provided by the embodiment of the present invention, by using the above two pressure rings provided by the embodiment of the present invention, not only will no metal be sputtered to the side or back of the wafer, but also the metal deposited on the upper surface of the wafer will not be reduced. area, which can improve process results.
可以理解的是,以上实施方式仅仅是为了说明本发明的原理而采用的示例性实施方式,然而本发明并不局限于此。对于本领域内的普通技术人员而言,在不脱离本发明的精神和实质的情况下,可以做出各种变型和改进,这些变型和改进也视为本发明的保护范围。It can be understood that, the above embodiments are only exemplary embodiments adopted for illustrating the principle of the present invention, but the present invention is not limited thereto. For those skilled in the art, various modifications and improvements can be made without departing from the spirit and essence of the present invention, and these modifications and improvements are also regarded as the protection scope of the present invention.
Claims (10)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510925349.0A CN106876316A (en) | 2015-12-14 | 2015-12-14 | Pressure ring and semiconductor processing equipment |
| TW105130153A TWI609453B (en) | 2015-12-14 | 2016-09-19 | Pressure ring and semiconductor processing device |
| PCT/CN2016/099697 WO2017101543A1 (en) | 2015-12-14 | 2016-09-22 | Compression ring and semiconductor processing equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510925349.0A CN106876316A (en) | 2015-12-14 | 2015-12-14 | Pressure ring and semiconductor processing equipment |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN106876316A true CN106876316A (en) | 2017-06-20 |
Family
ID=59055675
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510925349.0A Pending CN106876316A (en) | 2015-12-14 | 2015-12-14 | Pressure ring and semiconductor processing equipment |
Country Status (3)
| Country | Link |
|---|---|
| CN (1) | CN106876316A (en) |
| TW (1) | TWI609453B (en) |
| WO (1) | WO2017101543A1 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110660698A (en) * | 2018-06-28 | 2020-01-07 | 北京北方华创微电子装备有限公司 | Compression ring assembly, process chamber and semiconductor processing equipment |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107248492B (en) * | 2017-06-19 | 2019-07-05 | 北京北方华创微电子装备有限公司 | A kind of admission gear and pre-cleaning cavity |
| CN108060406B (en) * | 2018-01-29 | 2023-09-08 | 北京北方华创微电子装备有限公司 | Shielding platen assembly, semiconductor processing apparatus and method |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6162336A (en) * | 1999-07-12 | 2000-12-19 | Chartered Semiconductor Manufacturing Ltd. | Clamping ring design to reduce wafer sticking problem in metal deposition |
| CN201193242Y (en) * | 2008-04-30 | 2009-02-11 | 中芯国际集成电路制造(北京)有限公司 | Wafer positioning device |
| CN202359191U (en) * | 2011-08-12 | 2012-08-01 | 上海集成电路研发中心有限公司 | Clamp ring device of physical vapor deposition equipment |
| CN104752274A (en) * | 2013-12-29 | 2015-07-01 | 北京北方微电子基地设备工艺研究中心有限责任公司 | Processing chamber and semiconductor processing equipment |
| CN104851832A (en) * | 2014-02-18 | 2015-08-19 | 北京北方微电子基地设备工艺研究中心有限责任公司 | Fixing device, reaction cavity and plasma processing device |
| CN204720433U (en) * | 2015-06-03 | 2015-10-21 | 北京北方微电子基地设备工艺研究中心有限责任公司 | Snap ring, bogey and semiconductor processing equipment |
| CN105655281A (en) * | 2014-11-13 | 2016-06-08 | 北京北方微电子基地设备工艺研究中心有限责任公司 | Press ring, bearing apparatus and semiconductor processing device |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040149226A1 (en) * | 2003-01-30 | 2004-08-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Substrate clamp ring with removable contract pads |
| JP5153307B2 (en) * | 2007-11-28 | 2013-02-27 | ルネサスエレクトロニクス株式会社 | Clamp ring for wafer and method for manufacturing semiconductor device |
| KR20090069361A (en) * | 2007-12-26 | 2009-07-01 | 주식회사 동부하이텍 | Clamp Ring in Plasma Etching Chamber |
| CN105331933B (en) * | 2014-08-13 | 2018-05-25 | 北京北方华创微电子装备有限公司 | A kind of physical gas-phase deposite method |
| CN105506570B (en) * | 2014-10-16 | 2018-11-06 | 北京北方华创微电子装备有限公司 | A kind of pressure ring assembly and Pvd equipment |
| CN105586574B (en) * | 2014-10-20 | 2018-11-06 | 北京北方华创微电子装备有限公司 | A kind of bogey and Pvd equipment |
| CN105609459B (en) * | 2014-11-14 | 2020-01-03 | 北京北方华创微电子装备有限公司 | Substrate fixing method and device and semiconductor processing equipment |
| CN106158698A (en) * | 2015-04-24 | 2016-11-23 | 北京北方微电子基地设备工艺研究中心有限责任公司 | Pressure ring assembly and semiconductor processing equipment |
| CN205062173U (en) * | 2015-10-21 | 2016-03-02 | 北京北方微电子基地设备工艺研究中心有限责任公司 | Compression ring |
-
2015
- 2015-12-14 CN CN201510925349.0A patent/CN106876316A/en active Pending
-
2016
- 2016-09-19 TW TW105130153A patent/TWI609453B/en active
- 2016-09-22 WO PCT/CN2016/099697 patent/WO2017101543A1/en not_active Ceased
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6162336A (en) * | 1999-07-12 | 2000-12-19 | Chartered Semiconductor Manufacturing Ltd. | Clamping ring design to reduce wafer sticking problem in metal deposition |
| CN201193242Y (en) * | 2008-04-30 | 2009-02-11 | 中芯国际集成电路制造(北京)有限公司 | Wafer positioning device |
| CN202359191U (en) * | 2011-08-12 | 2012-08-01 | 上海集成电路研发中心有限公司 | Clamp ring device of physical vapor deposition equipment |
| CN104752274A (en) * | 2013-12-29 | 2015-07-01 | 北京北方微电子基地设备工艺研究中心有限责任公司 | Processing chamber and semiconductor processing equipment |
| CN104851832A (en) * | 2014-02-18 | 2015-08-19 | 北京北方微电子基地设备工艺研究中心有限责任公司 | Fixing device, reaction cavity and plasma processing device |
| CN105655281A (en) * | 2014-11-13 | 2016-06-08 | 北京北方微电子基地设备工艺研究中心有限责任公司 | Press ring, bearing apparatus and semiconductor processing device |
| CN204720433U (en) * | 2015-06-03 | 2015-10-21 | 北京北方微电子基地设备工艺研究中心有限责任公司 | Snap ring, bogey and semiconductor processing equipment |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110660698A (en) * | 2018-06-28 | 2020-01-07 | 北京北方华创微电子装备有限公司 | Compression ring assembly, process chamber and semiconductor processing equipment |
| CN110660698B (en) * | 2018-06-28 | 2022-04-22 | 北京北方华创微电子装备有限公司 | Compression ring assembly, process chamber and semiconductor processing equipment |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2017101543A1 (en) | 2017-06-22 |
| TWI609453B (en) | 2017-12-21 |
| TW201721798A (en) | 2017-06-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI660247B (en) | Substrate holding member | |
| CN104878363B (en) | mechanical chuck and plasma processing device | |
| CN104851832B (en) | A kind of fixing device, reaction chamber and plasma processing device | |
| CN109037017A (en) | heater block with continuous cavity | |
| US11764099B2 (en) | Patterned chuck for double-sided processing | |
| CN106876316A (en) | Pressure ring and semiconductor processing equipment | |
| US8722505B2 (en) | Semiconductor capacitor with large area plates and a small footprint that is formed with shadow masks and only two lithography steps | |
| CN108796466B (en) | Mechanical chuck and semiconductor processing equipment | |
| TWI833954B (en) | Apparatus for improved flow control in process chambers | |
| TWI690615B (en) | SiC coating | |
| TW202416506A (en) | Semiconductor device | |
| CN104078478B (en) | Back-illuminated type CMOS and its manufacture method | |
| US6214413B1 (en) | Method and apparatus for fabricating a wafer spacing mask on a substrate support chuck | |
| CN104064511B (en) | Silicon chip contact hole process | |
| JP2017092384A5 (en) | ||
| CN107731845B (en) | Method for enlarging contact window of step region by ion implantation | |
| JPWO2019220266A5 (en) | ||
| US8377792B2 (en) | Method of forming high capacitance semiconductor capacitors with a single lithography step | |
| US20180053729A1 (en) | Alignment mark structure with dummy pattern | |
| CN103187244A (en) | Method for improving dielectric layering in semiconductor wafer capacitor manufacturing process | |
| CN112670207B (en) | Wafer edge processing equipment and processing method of wafer structure to be processed | |
| KR20090002920A (en) | Clamp ring of wafer deposition equipment | |
| CN216864307U (en) | Locking ring and physical vapor deposition equipment | |
| CN106611737A (en) | Pressure ring device | |
| CN106298625B (en) | A kind of stepped structure ceramic ring |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB02 | Change of applicant information |
Address after: 100176 No. 8 Wenchang Avenue, Beijing economic and Technological Development Zone Applicant after: Beijing North China microelectronics equipment Co Ltd Address before: 100176 Beijing economic and Technological Development Zone, Wenchang Road, No. 8, No. Applicant before: Beifang Microelectronic Base Equipment Proces Research Center Co., Ltd., Beijing |
|
| CB02 | Change of applicant information |