CN105979166A - Super high definition image processing plate - Google Patents
Super high definition image processing plate Download PDFInfo
- Publication number
- CN105979166A CN105979166A CN201610398824.8A CN201610398824A CN105979166A CN 105979166 A CN105979166 A CN 105979166A CN 201610398824 A CN201610398824 A CN 201610398824A CN 105979166 A CN105979166 A CN 105979166A
- Authority
- CN
- China
- Prior art keywords
- video
- processing module
- signal
- video pre
- image processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/222—Studio circuitry; Studio devices; Studio equipment
- H04N5/262—Studio circuits, e.g. for mixing, switching-over, change of character of image, other special effects ; Cameras specially adapted for the electronic generation of special effects
- H04N5/2628—Alteration of picture size, shape, position or orientation, e.g. zooming, rotation, rolling, perspective, translation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/04—Synchronising
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/14—Picture signal circuitry for video frequency region
- H04N5/20—Circuitry for controlling amplitude response
- H04N5/205—Circuitry for controlling amplitude response for correcting amplitude versus frequency characteristic
- H04N5/208—Circuitry for controlling amplitude response for correcting amplitude versus frequency characteristic for compensating for attenuation of high frequency components, e.g. crispening, aperture distortion correction
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/015—High-definition television systems
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Controls And Circuits For Display Device (AREA)
- Liquid Crystal Display Device Control (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The invention discloses a super high definition image processing plate, comprising a power supply, a video pre-processing module and a video processing module; the power supply supplies power to the video pre-processing module and the video processing module; the video pre-processing module receives four-path video inputs from the external and performs conversion and one-grade scaling on the received signal and uniformly converts the video signal to a TTL digital signal; the video processing module is arranged on the output terminal of the video pre-processing module to receive the converted TTL digital signal from the video pre-processing module to perform image processing and then converts the TTL digital signal to an LVDS signal and transmits LVDS signal to an LCD to display. The super high definition image processing plate can solve a big data volume throughout problem, realizes an output synchronization of problem four-path independent input signals, reduces the power consumption, reduces heat productivity, improves capability of a chip to reliably work in a harsh environment where temperature degree is from 55DEG-75DEG, satisfies requirements of military products, and realizes completely autonomous controllability of a high-end display driver.
Description
Technical field
The present invention relates to a kind of ultra high-definition image processing board.
Background technology
4DVI inputs 4 times of high definition display demands and gets more and more, and is the most also widely used, but at present
There is the IC of this function few on the market, and be commercial entirely, it is impossible to meet military requirement, as wide gentle
Requirement of long range propagation etc..
Summary of the invention
In order to overcome the deficiencies in the prior art, the present invention provides a kind of ultra high-definition image processing board distance to pass
Defeated, can be at-55 DEG C--the ultra high-definition image processing board of reliably working in the environment of+75 DEG C.
To this end, the invention provides a kind of ultra high-definition image processing board, including power supply, video pre-filtering module
And video processing module；Power supply is video pre-filtering module and video processing module is powered, video pre-filtering mould
Block receives from 4 outside road video inputs and the video signal received carries out conversion and one-level scaling,
Unification is converted into TTL digital signal；Video processing module is located at the outfan of video pre-filtering module, receives
LVDS is converted a signal into after carrying out image procossing from the TTL digital signal that video pre-filtering module converter is good
Signal flows to LCD and shows.
Further, described video pre-filtering module includes parallel arrangement of video pre-processing units A, video
Pretreatment unit B, video pre-processing units C and video pre-processing units D, be respectively used to different for 4 tunnels
Video input first carries out A/D conversion and carries out DECODED coding again.
Further, described video processing module include DDR unit that signal connects, front-end processing unit,
Back-end processing unit, NIOS operating system, FLASH unit and sram cell.
Further, described front-end processing unit under the control of NIOS operating system to the TTL number received
Word signal transmits to back-end processing unit after carrying out signal shaping, Video segmentation and two stage scaling.
Further, the signal received is entered under the control of NIOS operating system by described back-end processing unit
4 road video data Complete Synchronization component frame pictures, according to LVDS signal sequence, are exported extremely by row synchronization process
LCD shows.
First being powered on by described ultra high-definition image processing board, power supply is to video pre-filtering module and video processing module
Power supply；After video pre-filtering module and video processing module power-up initializing complete, enter normal work
State；Wherein, video pre-filtering module receives from 4 outside road video inputs, is carried out by video signal
A/D conversion and DECODED encode and unify to be converted into TTL digital signal；Video processing module receives video
The TTL digital signal that pretreatment module converts, carries out image cropping, video scaling, sharpening, frame synchronization
Deng image procossing, finally convert a signal into LVDS signal and flow to LCD and show.
The described ultra high-definition image processing board that the present invention provides can solve big data quantity and handle up problem, and can realize
The output stationary problem of 4 road independent input signals, reduces power consumption, reduces caloric value, is effectively increased chip
Anti-adverse environment so that it is at-55 DEG C--in the environment of+75 DEG C can reliably working, meet military products requirement, real
It is entirely autonomous controlled that existing high-end display drives.
Accompanying drawing explanation
The structured flowchart of a kind of ultra high-definition image processing board that Fig. 1 provides for the present invention.
Detailed description of the invention
Below in conjunction with the accompanying drawings embodiments of the invention are described in detail.
Referring to Fig. 1, the present invention provides a kind of ultra high-definition image processing board, including power supply 1, video pre-filtering
Module 2 and video processing module 3.
Power supply 1 is powered for video pre-filtering module 2 and video processing module 3, and video pre-filtering module 2 connects
Receive from 4 outside road video inputs and the video signal received is carried out conversion and one-level scaling, unified
It is converted into TTL digital signal；Video processing module 3 is located at the outfan of video pre-filtering module 2, receives
The TTL digital signal converted from video pre-filtering module 2 converts a signal into after carrying out image procossing
LVDS signal flows to LCD and shows 4.
Described video pre-filtering module 2 includes parallel arrangement of video pre-processing units A, video pre-filtering list
Unit B, video pre-processing units C and video pre-processing units D, is respectively used to video inputs different for 4 tunnels
First carry out A/D conversion and carry out DECODED coding again.
Described video processing module includes DDR unit 36 that signal connects, front-end processing unit 31, rear end
Reason unit 32, NIOS operating system 33, FLASH unit 34 and sram cell 35, described FLASH is mono-
Unit 34 is for storing the code of described NIOS operating system 33, and starts operating system program from this after powering on；
After described NIOS operating system 33 starts, mono-to front-end processing unit 31, back-end processing unit 32, DDR
Unit 36 and sram cell 35 initialize, and control each unit and complete corresponding function；Described DDR unit
36 process view data for NIOS operating system 33 provides hardware memory unit；Described sram cell 35 is
Hardware memory unit needed for offer system when NIOS operating system 33 is run；Described front-end processing unit 31
Under the control of NIOS operating system 33, the TTL digital signal received is carried out signal shaping, video divides
Cut and transmit to back-end processing unit 32 after two stage scaling；Described back-end processing unit 32 in NIOS operation is
Under the control of system 33, the signal received is carried out synchronization process, according to LVDS signal sequence, 4 tunnels are regarded
Frequency shows to LCD4 according to the output of Complete Synchronization component frame picture.
First being powered on by described ultra high-definition image processing board, power supply 1 gives video pre-filtering module 2 and Video processing
Module 3 is powered；After both video pre-filtering module 2 and video processing module 3 power-up initializing completes, enter
Enter normal operating conditions；Wherein, video pre-filtering module 2 receives from 4 outside road video inputs, will
Video signal carries out A/D conversion and DECODED encodes and unifies to be converted into TTL digital signal；Video processing
Module 3 receives the TTL digital signal that video pre-filtering module 2 has converted, and carries out image cropping, video contracting
Put, the image procossing such as sharpening, frame synchronization, finally convert a signal into LVDS signal and flow to LCD4 and show.
The described ultra high-definition image processing board that the present invention provides can solve big data quantity and handle up problem, and can realize
The output stationary problem of 4 road independent input signals, reduces power consumption, reduces caloric value, is effectively increased chip
Anti-adverse environment so that it is at-55 DEG C--in the environment of+75 DEG C can reliably working, meet military products requirement, real
It is entirely autonomous controlled that existing high-end display drives.
The above, the only present invention preferably detailed description of the invention, but protection scope of the present invention not office
Being limited to this, any those familiar with the art is in the technical scope that the invention discloses, according to this
The technical scheme of invention and inventive concept thereof in addition equivalent or change, all should contain the protection in the present invention
Within the scope of.
Claims (5)
1. a ultra high-definition image processing board, it is characterised in that include power supply, video pre-filtering module and regard
Frequently processing module；Power supply is video pre-filtering module and video processing module is powered, and video pre-filtering module connects
Receive from 4 outside road video inputs and the video signal received is carried out conversion and one-level scaling, unified
It is converted into TTL digital signal；Video processing module is located at the outfan of video pre-filtering module, receive from
The TTL digital signal that video pre-filtering module converter is good converts a signal into LVDS signal after carrying out image procossing
Flow to LCD show.
A kind of ultra high-definition image processing board the most according to claim 1, it is characterised in that described video
Pretreatment module includes parallel arrangement of video pre-processing units A, video pre-processing units B, video pre-filtering
Unit C and video pre-processing units D, is respectively used to first carry out video inputs different for 4 tunnels A/D conversion
Carry out DECODED coding again.
A kind of ultra high-definition image processing board the most according to claim 1, it is characterised in that described video
Processing module includes DDR unit that signal connects, front-end processing unit, back-end processing unit, NIOS operation
System, FLASH unit and sram cell.
A kind of ultra high-definition image processing board the most according to claim 3, it is characterised in that described front end
Processing unit carries out signal shaping to the TTL digital signal received, regards under the control of NIOS operating system
Frequency division cuts and transmits to back-end processing unit after two stage scaling.
A kind of ultra high-definition image processing board the most according to claim 3, it is characterised in that described rear end
Processing unit carries out synchronization process to the signal received under the control of NIOS operating system, according to LVDS
4 road video data Complete Synchronization component frame picture outputs are shown by signal sequence to LCD.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610398824.8A CN105979166A (en) | 2016-06-07 | 2016-06-07 | Super high definition image processing plate |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610398824.8A CN105979166A (en) | 2016-06-07 | 2016-06-07 | Super high definition image processing plate |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN105979166A true CN105979166A (en) | 2016-09-28 |
Family
ID=57010888
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610398824.8A Pending CN105979166A (en) | 2016-06-07 | 2016-06-07 | Super high definition image processing plate |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105979166A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107396078A (en) * | 2017-08-14 | 2017-11-24 | 湖南中力皓电子科技有限公司 | A kind of wide temperature image processing board for supporting ultra high-definition signal long-distance to transmit |
| CN110169047A (en) * | 2017-01-11 | 2019-08-23 | 雷索恩公司 | The method that original UHD video is encoded and handled via existing HD video architecture |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6570561B1 (en) * | 1996-06-14 | 2003-05-27 | Texas Instruments Incorporated | Portable computer with low voltage differential signaling adapter |
| CN103519890A (en) * | 2013-08-22 | 2014-01-22 | 浙江工业大学 | Control system of on-line laser feature beautifying and freckle removing instrument |
| CN103903568A (en) * | 2014-04-24 | 2014-07-02 | 西安诺瓦电子科技有限公司 | Led display screen control card |
| CN204117569U (en) * | 2014-10-29 | 2015-01-21 | 中兴威视(大连)科技发展有限公司 | A kind of Industry Control mainboard with anti-interference interface |
| US9153288B2 (en) * | 2013-01-16 | 2015-10-06 | Coretronic Corporation | Recordable display apparatus |
| CN105025291A (en) * | 2015-07-30 | 2015-11-04 | 武汉精测电子技术股份有限公司 | Method and device for generating TTL video signal |
| CN105516629A (en) * | 2016-01-27 | 2016-04-20 | 利亚德光电股份有限公司 | Display screen and splicing screen |
-
2016
- 2016-06-07 CN CN201610398824.8A patent/CN105979166A/en active Pending
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6570561B1 (en) * | 1996-06-14 | 2003-05-27 | Texas Instruments Incorporated | Portable computer with low voltage differential signaling adapter |
| US9153288B2 (en) * | 2013-01-16 | 2015-10-06 | Coretronic Corporation | Recordable display apparatus |
| CN103519890A (en) * | 2013-08-22 | 2014-01-22 | 浙江工业大学 | Control system of on-line laser feature beautifying and freckle removing instrument |
| CN103903568A (en) * | 2014-04-24 | 2014-07-02 | 西安诺瓦电子科技有限公司 | Led display screen control card |
| CN204117569U (en) * | 2014-10-29 | 2015-01-21 | 中兴威视(大连)科技发展有限公司 | A kind of Industry Control mainboard with anti-interference interface |
| CN105025291A (en) * | 2015-07-30 | 2015-11-04 | 武汉精测电子技术股份有限公司 | Method and device for generating TTL video signal |
| CN105516629A (en) * | 2016-01-27 | 2016-04-20 | 利亚德光电股份有限公司 | Display screen and splicing screen |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110169047A (en) * | 2017-01-11 | 2019-08-23 | 雷索恩公司 | The method that original UHD video is encoded and handled via existing HD video architecture |
| CN110169047B (en) * | 2017-01-11 | 2021-10-08 | 雷索恩公司 | A sensor data processing device and method |
| CN107396078A (en) * | 2017-08-14 | 2017-11-24 | 湖南中力皓电子科技有限公司 | A kind of wide temperature image processing board for supporting ultra high-definition signal long-distance to transmit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102956269B (en) | Shift register | |
| CN104125424A (en) | FPGA (Field Programmable Gate Array) high-speed variable-frame video memory design method | |
| US10013378B2 (en) | ASIC chip system dedicated for optical three-dimensional sensing | |
| CN101667411B (en) | Dynamic backlight control method and device | |
| Kowalczyk et al. | Real-time implementation of contextual image processing operations for 4K video stream in Zynq ultrascale+ MPSoC | |
| CN1831928A (en) | Methods and systems for processing video data | |
| EP1746538A3 (en) | Multi-graphics processor system, graphics processor and rendering method | |
| CN105979166A (en) | Super high definition image processing plate | |
| CN103294629A (en) | Interface switching circuit and device | |
| CN113422883A (en) | Special low-light-level image processing system and device thereof | |
| Bilal | Resource‐efficient FPGA implementation of perspective transformation for bird's eye view generation using high‐level synthesis framework | |
| KR20160029571A (en) | Operational amplifying circuit and semiconductor device comprsing the same | |
| CN103369338A (en) | FPGA (field programmable gate array)-based image processing system and method of near-to-eye binocular imaging system | |
| CN108806622A (en) | Wear-type holography LCOS display | |
| CN106484352B (en) | Method for setting display resolution of embedded system | |
| CN210090669U (en) | Diode array online synchronous control system based on FPGA | |
| CN204231556U (en) | A kind of modularization real time image processing system | |
| CN214295769U (en) | Automobile streaming media rearview mirror system and automobile | |
| US12395747B2 (en) | Lookup table processing and programming for camera image signal processing | |
| CN204180173U (en) | Cmos image sensor double-channel data transmission structure | |
| CN104869352A (en) | Modularization real-time image processing system | |
| CN201479316U (en) | Video decoding device based on XUPV2P platform | |
| CN103761200A (en) | Method for parallel communication of ISA bus and extension secondary bus of full-automatic chip mounter and system for implementing the method | |
| CN201269928Y (en) | Hardware signal processor for weather radar | |
| CN214795758U (en) | Ruggedized computer for video processing |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| CB03 | Change of inventor or designer information |
Inventor after: Xiao Yongchao Inventor after: Chen Minghui Inventor after: Hu Yuangang Inventor after: Xu Ye Inventor after: Liu Yi Inventor after: Su Anjun Inventor before: Xiao Yongchao Inventor before: Hu Yuangang Inventor before: Lei Wen Inventor before: Xu Ye Inventor before: Liu Yi Inventor before: Su Anjun |
|
| COR | Change of bibliographic data | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20160928 |
|
| WD01 | Invention patent application deemed withdrawn after publication |