[go: up one dir, main page]

CN105047603A - Processing method for hybrid bonding metal protruded interface - Google Patents

Processing method for hybrid bonding metal protruded interface Download PDF

Info

Publication number
CN105047603A
CN105047603A CN201510355711.5A CN201510355711A CN105047603A CN 105047603 A CN105047603 A CN 105047603A CN 201510355711 A CN201510355711 A CN 201510355711A CN 105047603 A CN105047603 A CN 105047603A
Authority
CN
China
Prior art keywords
metal
silicon nitride
thin film
interface
nitride layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510355711.5A
Other languages
Chinese (zh)
Inventor
梅绍宁
程卫华
陈俊
朱继锋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan Xinxin Semiconductor Manufacturing Co Ltd
Original Assignee
Wuhan Xinxin Semiconductor Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan Xinxin Semiconductor Manufacturing Co Ltd filed Critical Wuhan Xinxin Semiconductor Manufacturing Co Ltd
Priority to CN201510355711.5A priority Critical patent/CN105047603A/en
Publication of CN105047603A publication Critical patent/CN105047603A/en
Pending legal-status Critical Current

Links

Classifications

    • H10W20/062
    • H10P50/283
    • H10P50/73

Landscapes

  • Mechanical Treatment Of Semiconductor (AREA)

Abstract

本发明涉及一种混合键合金属突出界面的处理方法。包括如下步骤:提供一待处理晶圆,晶圆表面形成有一氮化硅层,在氮化硅层上淀积一薄膜层;涂布光刻胶覆盖薄膜层的上表面,依次采用光刻、刻蚀方法于薄膜层和氮化硅层中形成沟槽;利用金属沉积方法淀积金属填充沟槽并覆盖薄膜层上表面;利用化学机械研磨方法去除薄膜层表面的金属铜及部分的薄膜层,确保沟槽上方的金属铜全部被去除;对薄膜层进行刻蚀,得到薄膜层与金属之间的金属突出界面;继续刻蚀,刻蚀止于氮化硅层,得到氮化硅层与金属之间的金属突出界面。本发明可以解决由于绝缘物质的硬度带来的,由化学机械研磨无法制造金属突出键合表面的困难,具有良好的效果。

The invention relates to a treatment method for the protruding interface of mixed bonding metals. The method includes the following steps: providing a wafer to be processed, forming a silicon nitride layer on the surface of the wafer, depositing a thin film layer on the silicon nitride layer; coating the upper surface of the thin film layer with photoresist, and adopting photolithography, The etching method forms grooves in the thin film layer and the silicon nitride layer; the metal deposition method is used to deposit metal to fill the groove and cover the upper surface of the thin film layer; the chemical mechanical polishing method is used to remove the metal copper and part of the thin film layer on the surface of the thin film layer , to ensure that all the metal copper above the trench is removed; etch the thin film layer to obtain a metal protruding interface between the thin film layer and the metal; continue to etch until the etching stops at the silicon nitride layer to obtain the silicon nitride layer and the metal Metallic protruding interfaces between metals. The invention can solve the difficulty that the metal protruding bonding surface cannot be produced by chemical mechanical grinding due to the hardness of the insulating substance, and has a good effect.

Description

A kind of hybrid bonded metal gives prominence to the processing method at interface
Technical field
The present invention relates to field of semiconductor manufacture, be specifically related to the processing method that a kind of hybrid bonded metal gives prominence to interface.
Background technology
When very lagre scale integrated circuit (VLSIC) development is day by day close to physics limit, the three dimensional integrated circuits all in physical size and cost aspect with advantage is the effective way extending Moore's Law and solve Advanced Packaging problem.And one of wafer bond techniques key technology that three-dimensional circuit is integrated just, especially hybrid bonded technology can realize the interconnected of thousands of chip while two panels wafer bonding, greatly can improve chip performance and cost-saving.Hybrid bonded technology refers to bonding pattern wafer bonding interface existing simultaneously metal and megohmite insulant.
There is metal and megohmite insulant in hybrid bonded surface, produce metal and to give prominence to or the bonded interface that caves in effectively can lower the requirement of bonding effects on surface flatness simultaneously.But when megohmite insulant is harder, be difficult to obtain the outstanding interface of metal by traditional chemical and mechanical grinding method.
Summary of the invention
The object of this invention is to provide a kind of process for treating surface, give prominence to bonding surface to manufacture metal required in hybrid bonded technology.
For solving the problems of the technologies described above, the invention provides the processing method that a kind of hybrid bonded metal gives prominence to interface, comprising the steps:
Step one, provide a pending wafer, described crystal column surface is formed with a silicon nitride layer, deposit one thin layer on described silicon nitride layer;
Step 2, coating photoresist covers the upper surface of described thin layer, adopts photoetching successively, lithographic method forms groove in described thin layer and silicon nitride layer;
Step 3, utilizes metal deposition depositing metal to fill described groove and covers described thin layer upper surface;
Step 4, utilizes chemical and mechanical grinding method to remove the metallic copper of described thin-film surface and the thin layer of part, guarantees that the metallic copper above described groove is all removed;
Step 5, etches described thin layer, and the metal obtained between described thin layer and metal gives prominence to interface; Continue etching, etching terminates in described silicon nitride layer, and the metal obtained between described silicon nitride layer and metal gives prominence to interface.
Preferably, the material of described thin layer is silicon dioxide or carborundum.
The invention has the beneficial effects as follows: the present invention's hardness can ignored due to megohmite insulant is brought, and cannot manufacture by conventional art (as cmp) difficulty that metal gives prominence to bonding surface.
Accompanying drawing explanation
Fig. 1 to Fig. 6 is the processing method embodiment flow process generalized section that a kind of hybrid bonded metal of the present invention gives prominence to interface.
In accompanying drawing, the list of parts representated by each label is as follows:
1, wafer, 2, silicon nitride layer, 3, thin layer, 4, metal.
Embodiment
Be described principle of the present invention and feature below in conjunction with accompanying drawing, example, only for explaining the present invention, is not intended to limit scope of the present invention.
There is metal and megohmite insulant in hybrid bonded surface, produce metal and to give prominence to or the bonded interface that caves in effectively can lower the requirement of bonding effects on surface flatness simultaneously, but when the megohmite insulant on hybrid bonded surface is harder, be difficult to obtain mixed bond wire by traditional chemical and mechanical grinding method and give prominence to interface, the present invention deposits the softer film of one deck (during as process silicon nitride and metal surface on pending crystal column surface megohmite insulant, in silicon nitride surface deposition layer of silicon dioxide), carry out traditional metal rear end interconnection technology afterwards again, when in the end carrying out surface treatment, first obtain metal and give prominence to interface compared with the metal between flexible film, find the critical point exhausted by film again, namely the metal produced between metal-insulator material gives prominence to interface, thus the hardness can ignored due to megohmite insulant is brought, and cannot manufacture by conventional art (as cmp) difficulty that metal gives prominence to bonding surface.
Fig. 1 to Fig. 6 is the processing method embodiment process structure schematic diagram that a kind of hybrid bonded metal of the present invention gives prominence to interface, and as shown in Figures 1 to 6, a kind of hybrid bonded metal gives prominence to the processing method at interface, comprises the steps:
Step one, provide a pending wafer 1, wafer 1 surface is formed with a silicon nitride layer 2, deposit one thin layer 3 on silicon nitride layer 2; The material of thin layer 3 is silicon dioxide or carborundum;
Step 2, the upper surface of coating photoresist cover layer 3, adopts photoetching successively, lithographic method forms groove in thin layer 3 and silicon nitride layer 2;
Step 3, utilizes metal deposition depositing metal 4 filling groove and cover layer 3 upper surface;
Step 4, utilizes chemical and mechanical grinding method to remove the metallic copper on thin layer 3 surface and the thin layer 3 of part, guarantees that the metallic copper above groove is all removed;
Step 5, etches thin layer 3, and the metal obtained between thin layer 3 and metal gives prominence to interface; Continue etching, etching terminates in silicon nitride layer 2, and the metal obtained between silicon nitride layer 2 and metal gives prominence to interface.
The above implementation step and method only have expressed one embodiment of the present invention, describe comparatively concrete and detailed, but therefore can not be interpreted as the restriction to the scope of the claims of the present invention.Under the prerequisite not departing from inventional idea of the present invention, the distortion done and improvement all should belong to the protection range of patent of the present invention.

Claims (2)

1. hybrid bonded metal gives prominence to the processing method at interface, it is characterized in that, comprises the steps:
Step one, provide a pending wafer, described crystal column surface is formed with a silicon nitride layer, deposit one thin layer on described silicon nitride layer;
Step 2, coating photoresist covers the upper surface of described thin layer, adopts photoetching successively, lithographic method forms groove in described thin layer and silicon nitride layer;
Step 3, utilizes metal deposition depositing metal to fill described groove and covers described thin layer upper surface;
Step 4, utilizes chemical and mechanical grinding method to remove the metallic copper of described thin-film surface and the thin layer of part, guarantees that the metallic copper above described groove is all removed;
Step 5, etches described thin layer, and the metal obtained between described thin layer and metal gives prominence to interface; Continue etching, etching terminates in described silicon nitride layer, and the metal obtained between described silicon nitride layer and metal gives prominence to interface.
2. a kind of hybrid bonded metal gives prominence to the processing method at interface according to claim 1, it is characterized in that, the material of described thin layer is silicon dioxide or carborundum.
CN201510355711.5A 2015-06-24 2015-06-24 Processing method for hybrid bonding metal protruded interface Pending CN105047603A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510355711.5A CN105047603A (en) 2015-06-24 2015-06-24 Processing method for hybrid bonding metal protruded interface

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510355711.5A CN105047603A (en) 2015-06-24 2015-06-24 Processing method for hybrid bonding metal protruded interface

Publications (1)

Publication Number Publication Date
CN105047603A true CN105047603A (en) 2015-11-11

Family

ID=54454035

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510355711.5A Pending CN105047603A (en) 2015-06-24 2015-06-24 Processing method for hybrid bonding metal protruded interface

Country Status (1)

Country Link
CN (1) CN105047603A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109346419A (en) * 2018-12-05 2019-02-15 德淮半导体有限公司 Semiconductor device and method of manufacturing the same
CN119852244A (en) * 2025-03-20 2025-04-18 合肥晶合集成电路股份有限公司 Preparation method of hybrid bonding structure and semiconductor device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101197297A (en) * 2006-12-05 2008-06-11 中芯国际集成电路制造(上海)有限公司 Chip bonding method and its structure
US20100255262A1 (en) * 2006-09-18 2010-10-07 Kuan-Neng Chen Bonding of substrates including metal-dielectric patterns with metal raised above dielectric
CN104167353A (en) * 2014-08-08 2014-11-26 武汉新芯集成电路制造有限公司 Method for processing surface of bonding substrate

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100255262A1 (en) * 2006-09-18 2010-10-07 Kuan-Neng Chen Bonding of substrates including metal-dielectric patterns with metal raised above dielectric
CN101197297A (en) * 2006-12-05 2008-06-11 中芯国际集成电路制造(上海)有限公司 Chip bonding method and its structure
CN104167353A (en) * 2014-08-08 2014-11-26 武汉新芯集成电路制造有限公司 Method for processing surface of bonding substrate

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109346419A (en) * 2018-12-05 2019-02-15 德淮半导体有限公司 Semiconductor device and method of manufacturing the same
CN109346419B (en) * 2018-12-05 2020-11-06 德淮半导体有限公司 Semiconductor device and method of manufacturing the same
CN119852244A (en) * 2025-03-20 2025-04-18 合肥晶合集成电路股份有限公司 Preparation method of hybrid bonding structure and semiconductor device

Similar Documents

Publication Publication Date Title
JP2024545315A (en) Low stress direct hybrid bonding
CN103107128B (en) Metal bonding method of three-dimensional chip structure and bonding structure
CN103887231B (en) Self-alignment technology for leak holes and dielectric layer on back of TSV and TSV
CN109671619B (en) Wafer-level hybrid bonding method
CN111689460B (en) A method for manufacturing a TSV ground interconnection hole structure under a silicon cavity in a microsystem module
CN104167353A (en) Method for processing surface of bonding substrate
CN105047603A (en) Processing method for hybrid bonding metal protruded interface
CN105552033A (en) E-Flash grid forming method
CN105470146B (en) The method that large through-hole wafer pinboard is made using CMP process
KR100871768B1 (en) Semiconductor element and COA / COA manufacturing method
CN104465489B (en) Semiconductor devices and forming method thereof
CN104867826A (en) Method for preventing thin film at edge of silicon chip from being peeled off
CN102479695A (en) Method for Improving Process Uniformity of Metal Gate Chemical Mechanical Planarization
CN102496598B (en) A kind of method removing barrier layer residue in copper interconnection
CN101625999A (en) Manufacturing method of SONOS storage
CN112151672B (en) Manufacturing method of laminated body
CN102592993B (en) Method for Improving Process Uniformity of Metal Plug Chemical Mechanical Planarization for Gate-last Engineering
CN116266541A (en) A wafer bonding structure and its forming method
CN102244033B (en) The method of copper depression is reduced in copper interconnection line Damascus technique
CN104576521A (en) TSV hole manufacturing technology
CN105702573B (en) Method for planarizing semiconductor device
CN108231599B (en) Method for improving flat uniformity of wafer surface
KR20120071488A (en) Fabrication method of backside via holes on semiconductor substrate
CN118213270A (en) Method for planarizing patterned semiconductor substrate
CN112259501B (en) Optimization method for contact hole chemical mechanical planarization

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20151111