[go: up one dir, main page]

CN1049753C - data transfer interface device - Google Patents

data transfer interface device Download PDF

Info

Publication number
CN1049753C
CN1049753C CN94115286A CN94115286A CN1049753C CN 1049753 C CN1049753 C CN 1049753C CN 94115286 A CN94115286 A CN 94115286A CN 94115286 A CN94115286 A CN 94115286A CN 1049753 C CN1049753 C CN 1049753C
Authority
CN
China
Prior art keywords
data
control device
bus
digital systems
digital
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CN94115286A
Other languages
Chinese (zh)
Other versions
CN1125869A (en
Inventor
朱华亮
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
United Microelectronics Corp
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to CN94115286A priority Critical patent/CN1049753C/en
Publication of CN1125869A publication Critical patent/CN1125869A/en
Application granted granted Critical
Publication of CN1049753C publication Critical patent/CN1049753C/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Landscapes

  • Bus Control (AREA)
  • Multi Processors (AREA)

Abstract

A data transfer interface device for connecting two digital systems for exchanging information, which can connect the two digital systems between the two digital electronic systems and control the information exchange between the two digital systems. The data transmission interface device comprises two system bus control devices which are respectively connected to a system bus of a digital system; a common data storage means to be connected to the two system bus control means; and a priority arbitration device for receiving the information transmission requests of the two digital systems, and determining the acquisition priority of the two digital systems to the common data storage device, so as to enable the two system bus control devices to be controlled by the enable signal.

Description

Transfer interface unit for data
The present invention relates to the interface arrangement that data transmit.Specific, the present invention relates to a kind of simple between two control system but active data transmits interface.
Two digital display circuits, perhaps two subsystems among digital electronic system, for example two is the digital electronic system of central processing unit with the microprocessor, needs to carry out the exchange of data sometimes.The multichannel that typical example is a multi-processor is selected computing system, the iPSB bus (Parallel SystemBus) among the Multibus II structure of Ying Daier company for example, the bus primary processor of being planted on it (Bus Masters), sometimes need be between mutually exchange message.The information transmission device of this common technology, or be called transfer interface unit for data, normally directly take its storing apparatus of the system of exchange message with it so that directly information is write within the memory of goal systems.This practice can the jamming target system normal operation because this moment, this system must involve it pause in action of memory access, yield transfer interface unit for data with acquisition controlling power with its memory.The direct result of this practice is to have reduced goal systems, in other words, that is the throughput of total system (throughput).
Therefore, an object of the present invention is to be to provide a kind of transfer interface unit for data, the high-level efficiency that can carry out data message between two digital electronic systems transmits exchange.
Further purpose of the present invention is to be to provide a kind of transfer interface unit for data, can reach the high-level efficiency of carrying out data message under the situation of the normal running that does not influence goal systems and transmit exchange.
The present invention is a kind of transfer interface unit for data that connects two digital display circuits for exchange message, and each connects this two digital display circuit by transfer interface unit for data with its system bus, and the structure of this transfer interface unit for data includes:
Two system bus control apparatus respectively are connected to the system bus of a digital display circuit;
A shared data storing apparatus is connected to described two system bus control apparatus; With
The secondary device that carries of right of priority, the information that receives these two digital display circuits transmits request, carries out the differentiation of two digital display circuits to the collection priority ranking of described shared data storing apparatus, and to enable described two system bus control apparatus of signal controlling.
The present invention utilizes a data shared storing apparatus between two digital display circuits as the basis of the transfer interface unit for data between two systems.Two digital display circuits all can be used as this data-storing device the part of itself memory, and promptly this data-storing device has constituted an address space among the storage address realm of two systems respectively.
Utilize transfer interface unit for data of the present invention, two needs carry out the digital display circuit of exchanges data, when not utilizing interface arrangement of the present invention and the other side to carry out exchanges data simultaneously, using the digital display circuit of interface arrangement of the present invention, can't have influence on another does not carry out the digital display circuit of data acquisition itself with interface arrangement of the present invention regular event, this be with common technology in directly to have taken the other side's the practice of storing apparatus different.Because it is do not take the other side's storing apparatus, so the present action of carrying out of the other side, particularly just unaffected relevant for the action of the access of memory.
By what transfer interface unit for data of the present invention carried out, exchanges data between two digital display circuits, can be by two interrupt request that system sent jointly, or one of them system sends the interrupt request of exchanges data separately to the opposing party, perhaps transmit the parameter of data itself, the form of perhaps specific subroutine is carried out.
Other purpose of the present invention and characteristics are elaborated conjunction with figs. in the back.
Brief Description Of Drawings
Fig. 1 is the square circuit diagram of transfer interface unit for data one embodiment of the present invention;
Fig. 2 is that transfer interface unit for data of the present invention is used between two digital display circuits, corresponding to the storage address arrangement synoptic diagram of two systems;
Fig. 3 is a kind of example circuit diagram of two system bus control apparatus in the transfer interface unit for data embodiment circuit of the present invention among Fig. 1;
Fig. 4 is a kind of example circuit diagram that right of priority is carried device the second month in a season in the transfer interface unit for data embodiment circuit of the present invention among Fig. 1;
Fig. 5 is that transfer interface unit for data of the present invention is used between two digital display circuits, and it carries out the sequential chart of reading and writing data corresponding to the storage address of two systems; With
Fig. 6 is the square circuit diagram of another embodiment of transfer interface unit for data of the present invention.
The explanation of preferred embodiment
With reference to figure 1, wherein show the square circuit diagram of transfer interface unit for data one embodiment of the present invention.Transfer interface unit for data 10 of the present invention includes 1, two system bus control apparatus 2 of a shared data storing apparatus and 3, and the secondary device 4 that carries of right of priority.
Transfer interface unit for data 10 of the present invention is to be installed in two digital display circuits, promptly between first system 11 and second system 12.First system 11 in two digital display circuits, be to utilize its address bus A_addr, data bus A_data, and other bus control signal, such as A_write, A_read etc., control by transfer interface unit for data 10, and be connected with each corresponding bus signals of second system 12, transmit so that carry out two-way data.
The shared data storing apparatus 1 of transfer interface unit for data 10 can supply two digital display circuit storage information and data of desiring to carry out exchanges data.Shared data storing apparatus 1 can be by the static random-access memory SRAM that knows, or dynamic random access memory DRAM, or is made up of the array of D type register, and the storing apparatus that can arbitrarily carry out reading and writing data constitutes.
2 of the system bus control apparatus of transfer interface unit for data 10 link together first system 11 with shared data-storing device 1, so that first system 11 can carry out the Card read/write action to shared data storing apparatus 1.The effect of system bus control apparatus 2 is among the memory space scope with storage range mappings to the first system 11 of shared data storing apparatus 1 itself, make the system of winning 11 when gathering shared data storing apparatus 1, promptly as the storage scope of gathering itself directly.Identical, 3 of system bus control apparatus link together second system 12 with shared data-storing device 1, so that second system 12 can carry out the Card read/write action to shared data storing apparatus 1.Fig. 2 is used between two digital display circuits 11 and 12 for transfer interface unit for data 10 of the present invention, and it is corresponding to the storage address arrangement synoptic diagram of two systems.This synoptic diagram represents that the shared data storing apparatus 1 of transfer interface unit for data 10 of the present invention can simulate, or maps to the part of the memory space of two digital display circuits respectively.
Two digital display circuits 11 and 12 so just can write by the data to shared data storing apparatus 1, and the information of desiring to convey to the other side is sent, and be deposited among the shared data storing apparatus 1, when a side to be received carries out reading of data to shared data storing apparatus 1, just can receive information conveyed that the other side desires.Utilize this mode, two digital display circuits 11 and 12 just can just not require the other side to stop its operation because of the information that will send to time side, have influenced the other side's operating efficiency.
Secondary 4 in the device that carries of the right of priority of transfer interface unit for data 10 is set between two digital display circuits as the secondary device that carries of the use of system bus.Its effect is the Card read/write precedence that is to judge first and second system 11 and 12 pairs of shared data storing apparatus 1, makes shared data storing apparatus 1 can side by side do not gathered by two digital display circuits.
Then with reference to figure 3, wherein show in the transfer interface unit for data 10 of the present invention a kind of example circuit diagram of two system bus control apparatus 2 and 3.System bus control apparatus 2 (or 3) includes 31, one address bus input control devices 32 of a data bus output/input control device, and a read-write control device 33.Data bus output/input control device 31 can be made of two three-state buffer 31a and 31b.
Whether the data bus that control device 31 can utilize its three-state buffer 31a and 31b to control first system 11 (or second system 12) can be connected to shared data storing apparatus 1 by system bus control apparatus 2 (or 3), so that carry out the read-write of information data.32 of address bus input control devices are to be used for the address bus of first system 11 that controls (or second system 12) whether can be connected to shared data storing apparatus 1 by system bus control apparatus 2 (or 3), so that carry out the read-write of information data.33 of read-write control devices are to be used to control shared data storing apparatus 1, and the output/input direction of the output/input control device 32 of data bus.In the embodiment of Fig. 3 circuit, read-write control device 33 is constituted with door 33a and 33b by two, with the form of positive logic, utilizes an enable signal EN to control reading of first system 11 (or second system 12) and coupling of write signal.
Then with reference to figure 4.Fig. 4 is a kind of example circuit diagram that right of priority is carried device 4 second month in a season in the transfer interface unit for data 10 of the present invention among Fig. 1.The secondary structure composition that carries device 4 of right of priority includes input control device 41, state holding device 42, and output-controlling device 43.
Input control device 41 can be assigned the foundation of mistiming as the precedence of judging two systems according to the read write command of two digital display circuits 11 and 12 by being constituted with door 41a and 41b.The system that is introduced into can temporarily close another system, must wait until that its read-write program finishes after, can allow that just another system enters.42 output states that are used to pin input control device 41 of state holding device, its result is used to the action of control system bus control device 2 (or 3) and output-controlling device 43, can also allow control system read back flag_a or flag_b status signal, with reference as exchanges data.If the mistiming that two digital display circuits enter is little to can't differentiate the priority of two systems the time, just can use the last time to keep the state that gets off, be used as judging the foundation of two digital display circuit precedences.Output-controlling device 43 is to be used to notify control system to enter waiting status, includes the 11 employed wait control device 43b of first system, and the 12 employed wait control device 43a of second system.In this embodiment, these two wait control device can be by being constituted with door.The wait control device 43b of first system 11 carries out data write in two digital display circuits image data of all coming in, and wherein the time of 12 to the first systems 11 of second system is early the time, promptly can produce waiting signal, notify first system 11 must wait until that second system 12 carries out its action again when finishing collection.Same situation, the wait control device 43a of second system 12 carries out data write in two digital display circuits image data of all coming in, and wherein the time of 11 to the second systems 12 of first system is early the time, promptly can produce waiting signal, notify second system 12 must wait until that first system 11 carries out its action again when finishing collection.
Shown among Fig. 5 that transfer interface unit for data 10 of the present invention is used between two digital display circuits 11 and 12, it carries out the sequential chart of reading and writing data corresponding to the storage address of two systems.Shown among 51 time intervals that indicated among the figure is the sequential of each coherent signal in the write cycle of first system 11.52 what indicated is the sequential of each coherent signal in the read cycle of second system 12.53 what indicated then is two systems 11 and 12 each coherent signal sequential when reading and writing simultaneously.
Above stated specification literal of the present invention is to be used for illustrating the present invention, and person skilled in the art person can understand, and embodiments of the invention can carry out some modification and not deviate from category of the present invention.For example, shared data storing apparatus 1 in the circuit of another embodiment of transfer interface unit for data of the present invention that shows among Fig. 6, can comprise two groups of storing apparatus, wherein first group of storing apparatus 15 can carry out writing of data for first system 11 in two digital display circuits, and second system 12 of confession carries out reading of data, and second group of storing apparatus 16 can carry out writing of data for second system 12, and carries out reading of data for first system 11.This arrangement can allow two digital display circuits 11 and 12 side by side carry out the exchange of data, and must not consider whether shared data storing apparatus 1 is just gathered by another digital display circuit.
Again for example, two digital electronic systems that transfer interface unit for data of the present invention connected do not need the situation of receiving and sending messages simultaneously if two systems can not occur, just do not need the secondary existence of carrying device of right of priority among the structure of the present invention.
Again for example, the shared data storing apparatus in the transfer interface unit for data of the present invention, the quantity of its data bus or not quantity with digital electronic system is identical.For example, the data bus of the digital electronic system that need to connect may have 32, perhaps multidigit more, and the shared data storing apparatus may only have 8, but this situation does not influence category of the present invention.Between the different bus of these two kinds of quantity, only need to add suitable logical circuit, just can utilize the mode of classification that the data message on the many buses of quantity is passed in and out on the few bus of quantity.

Claims (6)

1、一种连接两个数字系统以供交换信息的数据传送接口装置,该两数字系统各以其系统总线通过数据传送接口装置而连接,这种数据传送接口装置的结构包括有:1. A data transfer interface device for connecting two digital systems for exchanging information. The two digital systems are each connected by their system buses through the data transfer interface device. The structure of this data transfer interface device includes: 两个系统总线控制装置,各连接至一个数字系统的系统总线;Two system bus control devices, each connected to the system bus of a digital system; 一个共用数据存贮装置,被连接至所述的两个系统总线控制装置;与a shared data storage device connected to said two system bus control devices; and 一个优先权仲载装置,接收这两个数字系统的信息传送请求,进行两数字系统对所述共用数据存贮装置的采集优先次序的判别,而以使能信号控制所述的两个系统总线控制装置。A priority arbitration device receives the information transmission requests of the two digital systems, and judges the acquisition priority of the shared data storage device by the two digital systems, so as to control the two system buses with the enable signal control device. 2、根据权利要求1所述的数据传送接口装置,其特征在于:所述共用数据存贮装置包含有两组存贮装置,其中第一组存贮装置可供该两数字系统中的第一个系统进行数据的写入,并供该两数字系统中的第二个系统进行数据的读出,且其中第二组存贮装置可供该第二个系统进行数据的写入,并供该第一个系统进行数据的读出。2. The data transmission interface device according to claim 1, wherein the shared data storage device includes two sets of storage devices, wherein the first set of storage devices can be used by the first of the two digital systems. One system writes data, and the second system of the two digital systems reads data, and the second group of storage devices can write data for the second system, and provide data for the second system. The first system performs data readout. 3、根据权利要求1所述的数据传送接口装置,其特征在于:所述的两个系统总线控制装置包括有一个数据总线输出/输入控制装置,一个地址总线输入控制装置,以及一个读写控制装置;其中所述的数据总线输出/输入控制装置是控制该数字系统的数据总线与所述的共用数据存贮装置的数据总线的连接;所述的地址总线输入控制装置是控制该数字系统的地址总线与所述的共用数据存贮装置的地址总线的连接;且所述的读写控制装置是控制该数据总线的输出/输入方向。3. The data transmission interface device according to claim 1, characterized in that: said two system bus control devices include a data bus output/input control device, an address bus input control device, and a read-write control device device; wherein said data bus output/input control device is to control the connection of the data bus of the digital system with the data bus of the said shared data storage device; said address bus input control device is to control the digital system The address bus is connected to the address bus of the shared data storage device; and the read-write control device controls the output/input direction of the data bus. 4、根据权利要求1所述的数据传送接口装置,其特征在于:所述的优先权仲载装置包含有一个输入控制装置,一个状态保持装置,以及一个输出控制装置;其中所述输入控制装置可根据这两个数字系统的读写指令下达时间差作为判定两个系统先后次序的依据;所述状态保持装置被用来锁住所述输入控制装置的输出状态,其锁定的结果被用来控制所述系统总线控制装置以及所述输出控制装置的动作;且所述输出控制装置被用来通知这些数字系统进入等待状态。4. The data transmission interface device according to claim 1, characterized in that: said priority arbitration device includes an input control device, a state holding device, and an output control device; wherein said input control device The time difference between the reading and writing instructions of the two digital systems can be used as the basis for judging the sequence of the two systems; the state holding device is used to lock the output state of the input control device, and the result of the locking is used to control Actions of the system bus control device and the output control device; and the output control device is used to notify these digital systems to enter a waiting state. 5、根据权利要求4所述的数据传送接口装置,其特征在于:所述输出控制装置包括有该两数字系统的等待控制装置,其中第一个等待控制装置在该两个数字系统皆进来采集数据,进行数据的读写且其中第二系统比第一系统的时间早时,即会产生等待信号,通知第一系统必须等到第二系统完成采集时再进行其动作;且该第二个等待控制装置在该两个数字系统皆进来采集数据,进行数据的读写且其中第一系统比第二系统的时间早时,即会产生等待信号,通知第二系统必须等到第一系统完成采集时再进行其动作。5. The data transmission interface device according to claim 4, characterized in that: the output control device includes waiting control devices for the two digital systems, wherein the first waiting control device collects when the two digital systems are both in Data, when the data is read and written and the time of the second system is earlier than that of the first system, a waiting signal will be generated to inform the first system that it must wait until the second system completes the acquisition before performing its action; and the second waiting When the two digital systems both come in to collect data and read and write data and the time of the first system is earlier than that of the second system, the control device will generate a waiting signal to notify the second system that it must wait until the first system completes the collection Carry out its action again. 6、根据权利要求1、2、3或4所述的数据传送接口装置,其特征在于:所述数据存贮装置包括有动态随机存取存贮器或静态随机存取存贮器。6. The data transmission interface device according to claim 1, 2, 3 or 4, wherein the data storage device includes a dynamic random access memory or a static random access memory.
CN94115286A 1994-09-16 1994-09-16 data transfer interface device Expired - Lifetime CN1049753C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN94115286A CN1049753C (en) 1994-09-16 1994-09-16 data transfer interface device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN94115286A CN1049753C (en) 1994-09-16 1994-09-16 data transfer interface device

Publications (2)

Publication Number Publication Date
CN1125869A CN1125869A (en) 1996-07-03
CN1049753C true CN1049753C (en) 2000-02-23

Family

ID=5037456

Family Applications (1)

Application Number Title Priority Date Filing Date
CN94115286A Expired - Lifetime CN1049753C (en) 1994-09-16 1994-09-16 data transfer interface device

Country Status (1)

Country Link
CN (1) CN1049753C (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1983220B (en) * 2005-12-17 2010-05-05 鸿富锦精密工业(深圳)有限公司 Multiple signal source shared signal inputting circuit

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0348148A2 (en) * 1988-06-21 1989-12-27 Tandem Computers Incorporated SCSI converter
EP0509644A1 (en) * 1991-04-19 1992-10-21 International Business Machines Corporation Personal computer adapted for network communications

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0348148A2 (en) * 1988-06-21 1989-12-27 Tandem Computers Incorporated SCSI converter
EP0509644A1 (en) * 1991-04-19 1992-10-21 International Business Machines Corporation Personal computer adapted for network communications

Also Published As

Publication number Publication date
CN1125869A (en) 1996-07-03

Similar Documents

Publication Publication Date Title
US5878235A (en) Method and system for concurrent computer transaction processing
US5475858A (en) Real time multiprocessor system having a write only data link connected to one of the ports of the memory of each of the processor nodes
KR100245818B1 (en) Shared bus system with transaction and destination id
JP2575557B2 (en) Super computer system
EP1646925B1 (en) Apparatus and method for direct memory access in a hub-based memory system
US6247100B1 (en) Method and system for transmitting address commands in a multiprocessor system
US5588122A (en) Universal buffered interface for coupling multiple processors memory units, and I/O interfaces to a common high-speed interconnect
US4674033A (en) Multiprocessor system having a shared memory for enhanced interprocessor communication
US6957285B2 (en) Data storage system
US6115761A (en) First-In-First-Out (FIFO) memories having dual descriptors and credit passing for efficient access in a multi-processor system environment
JP2000268006A (en) Multiprocessor system
US6675251B1 (en) Bridge device for connecting multiple devices to one slot
US5249297A (en) Methods and apparatus for carrying out transactions in a computer system
US20010047439A1 (en) Efficient implementation of first-in-first-out memories for multi-processor systems
CN1049753C (en) data transfer interface device
US5822766A (en) Main memory interface for high speed data transfer
JPH0358163A (en) Loosely coupled multiprocessor system
JPH0750466B2 (en) Parallel computer cache memory control system
KR0146521B1 (en) Bus Protocol Controller and Data Transfer Method in Multiprocessor Systems
JPH02257352A (en) Fast local bus using vme bus
KR0171771B1 (en) Address Bus Lockout Control in Computer Systems
JP2966038B2 (en) Digital data processing unit arbitration apparatus and method
JPS61237158A (en) Shared memory device
JPS60136843A (en) Multiprocessor system
JPS6024666A (en) High speed DMA device

Legal Events

Date Code Title Description
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C06 Publication
PB01 Publication
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CX01 Expiry of patent term

Expiration termination date: 20140916

Granted publication date: 20000223