CN104899164A - Address addressing method for integrated circuit bus and integrated circuit bus equipment and system - Google Patents
Address addressing method for integrated circuit bus and integrated circuit bus equipment and system Download PDFInfo
- Publication number
- CN104899164A CN104899164A CN201410076585.5A CN201410076585A CN104899164A CN 104899164 A CN104899164 A CN 104899164A CN 201410076585 A CN201410076585 A CN 201410076585A CN 104899164 A CN104899164 A CN 104899164A
- Authority
- CN
- China
- Prior art keywords
- main frame
- address
- addressing
- machine
- device address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 25
- 238000004891 communication Methods 0.000 claims description 10
- 230000004044 response Effects 0.000 claims description 6
- 230000005540 biological transmission Effects 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 238000004377 microelectronic Methods 0.000 description 2
- 238000004590 computer program Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Information Transfer Systems (AREA)
- Small-Scale Networks (AREA)
Abstract
Embodiments of the invention disclose an address addressing method for an integrated circuit bus and integrated circuit bus equipment and system. The address addressing method is applied in the integrated circuit bus system in which a plurality of hosts and one slave are communicated, and the address addressing method comprises: receiving an addressing address sent from one host of the integrated circuit bus system; comparing the addressing address with a plurality of preset equipment addresses, wherein the plurality of equipment addresses are equipment addresses of the slave, which are configured to the corresponding hosts in the integrated circuit bus system; if the addressing address is consistent with any one of the plurality of equipment addresses, determining that the host is succeeded in addressing, otherwise, determining that the host is failed in addressing; and responding to the host according to a determined addressing result. According to the embodiments of the invention, updating of a the bus system in which a plurality of hosts drive one slave can be realized by using an existing host, so that updating cost is saved.
Description
Technical field
The present invention relates to microelectronics Communication Control Technology field, particularly relate to the addressing of address method of IC bus, IC bus equipment and system.
Background technology
IIC(Inter-Integrated Circuit, integrated circuit) bus is the twin wire universal serial bus developed by PHILIPS company, for connecting microcontroller and peripherals thereof, is a kind of bus standard that microelectronics Control on Communication field extensively adopts.It is a kind of special shape of synchronous communication, has interface line few, and control mode is simple, and equipment packages form is little, and traffic rate is advantages of higher comparatively.Iic bus is by data line SDA(serial data line) and SCL(serial time clock line) bi-directional serial bus that forms, can transmit and receive data, the highest transfer rate is 100kbps.
The equipment be connected on iic bus is divided into main frame and from two kinds, machine, and main frame is for initial transmission, produces the clock signal allowing transmission and the equipment stopping transmission, is for by the equipment of host addressing from machine.In existing iic bus system, a main frame is connected from machine with one by iic bus, and, this device address from machine can be provided with in main frame.As shown in Figure 1, main frame Master A is connected with from machine Slave1 by iic bus, main frame Master B is connected with from machine Slave2 by iic bus, in main frame Master A, be provided with the device address address1 from machine Slave1, in main frame Master B, be provided with the device address address2 from machine Slave2.For main frame Master A and from the communication between machine Slave1, when main frame Master A wants with when carrying out data communication from machine Slave1 by iic bus, main frame Master A first sends addressable address (namely from the device address address1 of machine Slave1) to from machine Slave1, the addressable address sent by main frame Master A from machine Slave1 and the device address of self compare, when finding that this addressable address is identical with the device address of self from machine Slave1, determine that oneself is current by main frame Master A addressing, and reply the addressing of main frame Master A.After main frame Master A addressing success, and data transmission can be carried out between machine Slave1.
In some practical applications, sometimes also need to realize multiple main frame and one from the communication between machine.Therefore, need one, a main frame band to upgrade to multiple main frame band bus system from machine from the bus system of machine.In order to save the cost of upgrading, original main frame can be adopted, as the main frame Master A in Fig. 1 and main frame Master B.But the user program in original main frame has cured, the device address from machine set in main frame so just cannot be changed.Such as, for the main frame Master A in Fig. 1, it can only communicate with from machine Slave1, equally, main frame Master B in Fig. 1 also can only communicate with from machine Slave2, visible, and main frame Master A and main frame Master B cannot realize the upgrading of bus system.
Summary of the invention
In order to solve the problems of the technologies described above, embodiments provide the addressing of address method of IC bus, IC bus equipment and system, realize multiple main frame band bus system from machine to utilize existing main frame to upgrade, thus save upgrade cost.
The embodiment of the invention discloses following technical scheme:
An addressing of address method for IC bus, is applied to multiple main frame with one from the IC bus system that machine carries out communicating, comprises:
Receive the addressable address that the main frame in described IC bus system sends;
Described addressable address and the multiple device addresses pre-set are contrasted, wherein, described multiple device address is the device address from machine that each main frame in described IC bus system has configured;
If described addressable address is consistent with any one device address in described multiple device address, determine the success of described host addressing, otherwise, determine the failure of described host addressing;
Described main frame is responded according to the addressing results determined.
A kind of IC bus equipment, is applied to multiple main frame with one from the IC bus system that machine carries out communicating, comprises:
Receiver module, the addressable address that the main frame for receiving in described IC bus system sends;
Contrast module, for described addressable address and the multiple device addresses pre-set being contrasted, wherein, described multiple device address is the device address from machine that each main frame in described IC bus system has configured;
Addressing results determination module, if consistent with any one device address in described multiple device address for described addressable address, determines the success of described host addressing, otherwise, determine the failure of described host addressing;
Addressing respond module, for responding described main frame according to the addressing results determined.
A kind of IC bus system, comprising: described multiple main frame is connected by IC bus from machine with one from machine for multiple main frame and one, wherein,
Described multiple main frame, for sending addressable address to described from machine;
Described one comprises receiver module, contrast module and addressing respond module from machine,
Described receiver module, the addressable address that the main frame for receiving in described IC bus system sends;
Contrast module, for described addressable address and the multiple device addresses pre-set being contrasted, wherein, described multiple device address is the device address from machine that each main frame in described IC bus system has configured;
Addressing results determination module, if consistent with any one device address in described multiple device address for described addressable address, determines the success of described host addressing, otherwise, determine the failure of described host addressing;
Addressing respond module, for responding described main frame according to the addressing results determined.
As can be seen from the above-described embodiment, at multiple main frame with an IC bus system of carrying out communicating from machine, new device address is set to from machine, and these new device addresses are the device address from machine in this IC bus system, each main frame configured.Like this, when not needing change main frame, only need reset the device address from machine, can be multiple main frame and a system of carrying out communicating from machine by system upgrade, save the cost of system upgrade.
Accompanying drawing explanation
In order to be illustrated more clearly in the embodiment of the present invention or technical scheme of the prior art, be briefly described to the accompanying drawing used required in embodiment or description of the prior art below, apparently, accompanying drawing in the following describes is only some embodiments of the present invention, for those of ordinary skill in the art, under the prerequisite not paying creative work, other accompanying drawing can also be obtained according to these accompanying drawings.
Fig. 1 be in prior art a kind of one, a main frame band from the system schematic of the IC bus system of machine;
Fig. 2 is the process flow diagram of an embodiment of the addressing of address method of a kind of IC bus of the present invention;
Fig. 3 is a kind of three main frame bands of the present invention system schematic from the IC bus of machine;
Fig. 4 is the structural drawing of an embodiment of a kind of IC bus equipment of the present invention;
Fig. 5 is the structural drawing of another embodiment of a kind of IC bus equipment of the present invention;
Fig. 6 is the structural drawing of an embodiment of a kind of IC bus system of the present invention.
Embodiment
Embodiments provide the addressing of address method of IC bus, IC bus equipment and system.At multiple main frame with an IC bus system of carrying out communicating from machine, new device address is set to from machine, and these new device addresses are the device address from machine in this IC bus system, each main frame configured.Like this, when not needing change main frame, only need reset the device address from machine, can be multiple main frame and a system of carrying out communicating from machine by system upgrade.For enabling above-mentioned purpose of the present invention, feature and advantage become apparent more, are described in detail the embodiment of the present invention below in conjunction with accompanying drawing.
Embodiment one
Refer to Fig. 2, it is the process flow diagram of an embodiment of the addressing of address method of a kind of IC bus of the present invention, and the method is applied to multiple main frame with one from the IC bus system that machine carries out communicating, and comprises the following steps:
Step 201: receive the addressable address that the main frame in described IC bus system sends;
Step 202: described addressable address and the multiple device addresses pre-set are contrasted, wherein, described multiple device address is the device address from machine that each main frame in described IC bus system has configured;
Step 203: if described addressable address is consistent with any one device address in described multiple device address, determines the success of described host addressing, otherwise, determine the failure of described host addressing;
Step 204: respond described main frame according to the addressing results determined.
It should be noted that, in the present invention, " multiple " in " multiple main frame " quantitatively refer to two or more, comprising two.
As shown in Figure 3, it is a kind of three main frame bands of the present invention system schematic from the IC bus of machine, three main frames in Fig. 3 are respectively Master1, Master2 and Master3, and one is Slave A from machine, and the device address configured from machine Slave A is address A.A device address from machine has all been configured with respectively in these three main frames, the device address from machine configured in three main frames can be the device address address A from machine Slave A native system, certainly, also can be other device address from machine.Suppose that the device address from machine configured in three main frames is not the device address address A from machine Slave A, and be address1, address2 and address3 respectively.In the present invention, the device address from machine that pre-configured from machine Slave A main frame Master1, Master2 and Master3 have configured, i.e. address1, address2 and address3.When main frame Master1 sends addressable address (this addressable address is address1) to from machine SlaveA, from machine Slave A, this addressable address and three device addresses pre-set are contrasted, when finding that this addressable address is consistent with in three device addresses pre-set, determine that main frame Master1 is to the addressing success from machine Slave A, and respond main frame Master1, so that main frame Master1 knows the addressing success from machine Slave A.
Preferably, after the described main frame of response, the method also comprises further: set up with described main frame and communicate.
As can be seen from the above-described embodiment, at multiple main frame with an IC bus system of carrying out communicating from machine, new device address is set to from machine, and these new device addresses are the device address from machine in this IC bus system, each main frame configured.Like this, when not needing change main frame, only need reset the device address from machine, can be multiple main frame and a system of carrying out communicating from machine by system upgrade, save the cost of system upgrade.
Embodiment two
Corresponding with the addressing of address method of above-mentioned a kind of IC bus system, the embodiment of the present invention additionally provides a kind of IC bus equipment.Refer to Fig. 4, the structural drawing of its embodiment being a kind of IC bus equipment of the present invention, this equipment is applied to multiple main frame with one from the IC bus system that machine carries out communicating, and comprises receiver module 401, contrast unit 402, addressing results determination module 403 and addressing respond module 404.Principle of work below in conjunction with this equipment introduces its inner structure and annexation further.
Receiver module 401, the addressable address that the main frame for receiving in described IC bus system sends;
Contrast module 402, for described addressable address and the multiple device addresses pre-set being contrasted, wherein, described multiple device address is the device address from machine that each main frame in described IC bus system has configured;
Addressing results determination module 403, if consistent with any one device address in described multiple device address for described addressable address, determines the success of described host addressing, otherwise, determine the failure of described host addressing;
Addressing respond module 404, for responding described main frame according to the addressing results determined.
Preferably, as shown in Figure 5, this equipment comprises communication module further, for after the described main frame of response, sets up communicate with described main frame.
Preferably, described multiple device address is expanded in the register of described IC bus equipment.
As can be seen from the above-described embodiment, at multiple main frame with an IC bus system of carrying out communicating from machine, new device address is set to from machine, and these new device addresses are the device address from machine in this IC bus system, each main frame configured.Like this, when not needing change main frame, only need reset the device address from machine, can be multiple main frame and a system of carrying out communicating from machine by system upgrade, save the cost of system upgrade.
Embodiment three
The embodiment of the present invention additionally provides a kind of IC bus system.Refer to Fig. 6, its structural drawing of an embodiment being a kind of IC bus system of the present invention, this system comprises multiple main frame 601(1) ~ 601(n) and one from machine 602, multiple main frame 601(1) ~ 601(n) be connected by IC bus from machine 602 with one, wherein
Multiple main frame 601(1) ~ 601(n) for sending addressable address to from machine 602;
Comprise from machine 602: receiver module 6021, contrast module 6022, addressing results determination module 6023 and addressing respond module 6024.Principle of work below in conjunction with this equipment introduces its inner structure and annexation further.
Described receiver module 6021, the addressable address that the main frame for receiving in described IC bus system sends;
Contrast module 6022, for described addressable address and the multiple device addresses pre-set being contrasted, wherein, described multiple device address is the device address from machine that each main frame in described IC bus system has configured;
Addressing results determination module 6023, if consistent with any one device address in described multiple device address for described addressable address, determines the success of described host addressing, otherwise, determine the failure of described host addressing;
Addressing respond module 6024, for responding described main frame according to the addressing results determined.
Preferably, also comprise from machine 602: communication module, for after the described main frame of response, set up with described main frame and communicate,
Preferably, described multiple device address is expanded in the register of described IC bus equipment.
As can be seen from the above-described embodiment, at multiple main frame with an IC bus system of carrying out communicating from machine, new device address is set to from machine, and these new device addresses are the device address from machine in this IC bus system, each main frame configured.Like this, when not needing change main frame, only need reset the device address from machine, can be multiple main frame and a system of carrying out communicating from machine by system upgrade, save the cost of system upgrade.
It should be noted that, one of ordinary skill in the art will appreciate that all or part of flow process realized in above-described embodiment method, that the hardware that can carry out instruction relevant by computer program has come, described program can be stored in a computer read/write memory medium, this program, when performing, can comprise the flow process of the embodiment as above-mentioned each side method.Wherein, described storage medium can be magnetic disc, CD, read-only store-memory body (Read-Only Memory, ROM) or random store-memory body (Random Access Memory, RAM) etc.
Above the addressing of address method of a kind of IC bus provided by the present invention, IC bus equipment and system are described in detail, apply specific embodiment herein to set forth principle of the present invention and embodiment, the explanation of above embodiment just understands method of the present invention and core concept thereof for helping; Meanwhile, for one of ordinary skill in the art, according to thought of the present invention, all will change in specific embodiments and applications, in sum, this description should not be construed as limitation of the present invention.
Claims (8)
1. an addressing of address method for IC bus, is characterized in that, is applied to multiple main frame with one from the IC bus system that machine carries out communicating, comprises:
Receive the addressable address that the main frame in described IC bus system sends;
Described addressable address and the multiple device addresses pre-set are contrasted, wherein, described multiple device address is the device address from machine that each main frame in described IC bus system has configured;
If described addressable address is consistent with any one device address in described multiple device address, determine the success of described host addressing, otherwise, determine the failure of described host addressing;
Described main frame is responded according to the addressing results determined.
2. method according to claim 1, is characterized in that, described method also comprises:
After the described main frame of response, set up with described main frame and communicate.
3. an IC bus equipment, is characterized in that, is applied to multiple main frame with one from the IC bus system that machine carries out communicating, comprises:
Receiver module, the addressable address that the main frame for receiving in described IC bus system sends;
Contrast module, for described addressable address and the multiple device addresses pre-set being contrasted, wherein, described multiple device address is the device address from machine that each main frame in described IC bus system has configured;
Addressing results determination module, if consistent with any one device address in described multiple device address for described addressable address, determines the success of described host addressing, otherwise, determine the failure of described host addressing;
Addressing respond module, for responding described main frame according to the addressing results determined.
4. equipment according to claim 3, is characterized in that, described equipment also comprises:
Communication module, for after the described main frame of response, sets up with described main frame and communicates.
5. the equipment according to claim 3 or 4, is characterized in that, described multiple device address is expanded in the register of described IC bus equipment.
6. an IC bus system, is characterized in that, comprising: described multiple main frame is connected by IC bus from machine with one from machine for multiple main frame and one, wherein,
Described multiple main frame, for sending addressable address to described from machine;
Described one comprises receiver module, contrast module and addressing respond module from machine,
Described receiver module, the addressable address that the main frame for receiving in described IC bus system sends;
Contrast module, for described addressable address and the multiple device addresses pre-set being contrasted, wherein, described multiple device address is the device address from machine that each main frame in described IC bus system has configured;
Addressing results determination module, if consistent with any one device address in described multiple device address for described addressable address, determines the success of described host addressing, otherwise, determine the failure of described host addressing;
Addressing respond module, for responding described main frame according to the addressing results determined.
7. system according to claim 6, is characterized in that, describedly also comprises from machine:
Communication module, for after the described main frame of response, sets up with described main frame and communicates.
8. the system according to claim 6 or 7, is characterized in that, described multiple device address is expanded in the register of described IC bus equipment.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410076585.5A CN104899164B (en) | 2014-03-04 | 2014-03-04 | Address addressing method for integrated circuit bus, integrated circuit bus device and system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410076585.5A CN104899164B (en) | 2014-03-04 | 2014-03-04 | Address addressing method for integrated circuit bus, integrated circuit bus device and system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104899164A true CN104899164A (en) | 2015-09-09 |
| CN104899164B CN104899164B (en) | 2023-05-30 |
Family
ID=54031837
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410076585.5A Active CN104899164B (en) | 2014-03-04 | 2014-03-04 | Address addressing method for integrated circuit bus, integrated circuit bus device and system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104899164B (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106775818A (en) * | 2016-11-11 | 2017-05-31 | 广州视源电子科技股份有限公司 | ECU (electronic control Unit) upgrading method and ECU upgrading equipment based on CAN (controller area network) bus |
| CN111966378A (en) * | 2020-08-18 | 2020-11-20 | 深圳市康冠商用科技有限公司 | Board card version upgrading method, device and medium |
| CN112148629A (en) * | 2019-06-26 | 2020-12-29 | 意法半导体 (Alps) 有限公司 | Method for addressing an integrated circuit on a bus and corresponding device |
Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1216129A (en) * | 1996-04-10 | 1999-05-05 | 西门子公司 | Communication system with one master and at least one slave |
| US6175887B1 (en) * | 1998-10-21 | 2001-01-16 | Sun Microsystems, Inc. | Deterministic arbitration of a serial bus using arbitration addresses |
| CN1533108A (en) * | 2003-03-21 | 2004-09-29 | ��Ϊ��������˾ | A method for realizing gateway dynamic load sharing and backup |
| CN1783045A (en) * | 2004-12-04 | 2006-06-07 | 鸿富锦精密工业（深圳）有限公司 | System and method for dynamically distributing device address on integrated circuit bus |
| CN101834912A (en) * | 2010-04-20 | 2010-09-15 | 南京航空航天大学 | Device for dynamically allocating slave addresses in pair of multistandard serial communications and use method |
| CN102244690A (en) * | 2011-07-26 | 2011-11-16 | 福建星网锐捷网络有限公司 | Address allocation method and system of dynamic host configuration protocol (DHCP) as well as client side and servers of same |
| JP2012150749A (en) * | 2011-01-21 | 2012-08-09 | Nec Corp | I2c bus communication control system and i2c bus communication control method |
| US20130197920A1 (en) * | 2011-12-14 | 2013-08-01 | Wolfson Microelectronics Plc | Data transfer |
| US20140006644A1 (en) * | 2012-06-28 | 2014-01-02 | Lsi Corporation | Address Remapping Using Interconnect Routing Identification Bits |
-
2014
- 2014-03-04 CN CN201410076585.5A patent/CN104899164B/en active Active
Patent Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1216129A (en) * | 1996-04-10 | 1999-05-05 | 西门子公司 | Communication system with one master and at least one slave |
| US6175887B1 (en) * | 1998-10-21 | 2001-01-16 | Sun Microsystems, Inc. | Deterministic arbitration of a serial bus using arbitration addresses |
| CN1533108A (en) * | 2003-03-21 | 2004-09-29 | ��Ϊ��������˾ | A method for realizing gateway dynamic load sharing and backup |
| CN1783045A (en) * | 2004-12-04 | 2006-06-07 | 鸿富锦精密工业（深圳）有限公司 | System and method for dynamically distributing device address on integrated circuit bus |
| CN101834912A (en) * | 2010-04-20 | 2010-09-15 | 南京航空航天大学 | Device for dynamically allocating slave addresses in pair of multistandard serial communications and use method |
| JP2012150749A (en) * | 2011-01-21 | 2012-08-09 | Nec Corp | I2c bus communication control system and i2c bus communication control method |
| CN102244690A (en) * | 2011-07-26 | 2011-11-16 | 福建星网锐捷网络有限公司 | Address allocation method and system of dynamic host configuration protocol (DHCP) as well as client side and servers of same |
| US20130197920A1 (en) * | 2011-12-14 | 2013-08-01 | Wolfson Microelectronics Plc | Data transfer |
| US20140006644A1 (en) * | 2012-06-28 | 2014-01-02 | Lsi Corporation | Address Remapping Using Interconnect Routing Identification Bits |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106775818A (en) * | 2016-11-11 | 2017-05-31 | 广州视源电子科技股份有限公司 | ECU (electronic control Unit) upgrading method and ECU upgrading equipment based on CAN (controller area network) bus |
| CN112148629A (en) * | 2019-06-26 | 2020-12-29 | 意法半导体 (Alps) 有限公司 | Method for addressing an integrated circuit on a bus and corresponding device |
| CN111966378A (en) * | 2020-08-18 | 2020-11-20 | 深圳市康冠商用科技有限公司 | Board card version upgrading method, device and medium |
| CN111966378B (en) * | 2020-08-18 | 2024-01-09 | 深圳市康冠商用科技有限公司 | Board version upgrading method, device and medium |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104899164B (en) | 2023-05-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104202194B (en) | The collocation method and device of PCIe topologys | |
| US9531668B2 (en) | Micro server, method of allocating MAC address, and computer readable recording medium | |
| US20120072628A1 (en) | Remote multiplexing devices on a serial peripheral interface bus | |
| US10372639B2 (en) | System and method to avoid SMBus address conflicts via a baseboard management controller | |
| US20150220139A1 (en) | System and Method for Automatic Detection and Switching Between USB Host and Device Rolls on a Type-A Connector | |
| CN101923504B (en) | Card reader testing tool and card reader testing method | |
| EP2388960A1 (en) | Intelligent bus address self-configuration in a multi-module system | |
| WO2020233435A1 (en) | Data processing method, apparatus, and system | |
| WO2013174125A1 (en) | Single board communication method, system and single board | |
| US9602464B2 (en) | Apparatus, system and method for allocating identifiers to components of a control system | |
| CN103577231A (en) | Method for judging host operating system through USB embedded device | |
| CN103098039A (en) | High-speed peripheral-device interconnected-bus port configuration method and apparatus | |
| CN102654857A (en) | Communication method capable of simulating SPI protocol by adopting GPIO interface | |
| US8909818B2 (en) | Method for shortening enumeration of tightly coupled USB device | |
| CN104899164A (en) | Address addressing method for integrated circuit bus and integrated circuit bus equipment and system | |
| CN102929828B (en) | Support data transmission method and the device of standard and non-standard I 2C interface simultaneously | |
| CN104346310B (en) | A kind of high-performance I2C slaves data exchange circuit and method | |
| US20110072168A1 (en) | Data transfer system with different operating modes | |
| US11144305B2 (en) | Method for updating IC firmware | |
| CN105528314A (en) | Data processing method and control equipment | |
| CN120216043A (en) | Retimer chip firmware loading system, method, device and server | |
| CN204009875U (en) | IC bus equipment and system | |
| CN103516800A (en) | Server system and operation system starting method and starting management node of server system | |
| US10372660B2 (en) | Extensible host controller and an operation method thereof | |
| CN108231126A (en) | A kind of EMMC test methods and device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |