[go: up one dir, main page]

CN104300002A - Thin film transistor and manufacturing method and photoetching process thereof - Google Patents

Thin film transistor and manufacturing method and photoetching process thereof Download PDF

Info

Publication number
CN104300002A
CN104300002A CN201310296765.XA CN201310296765A CN104300002A CN 104300002 A CN104300002 A CN 104300002A CN 201310296765 A CN201310296765 A CN 201310296765A CN 104300002 A CN104300002 A CN 104300002A
Authority
CN
China
Prior art keywords
layer
region
area
photoresist layer
mask plate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201310296765.XA
Other languages
Chinese (zh)
Other versions
CN104300002B (en
Inventor
肖双喜
任思雨
于春崎
胡君文
何基强
李建华
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Truly Semiconductors Ltd
Original Assignee
Truly Semiconductors Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Truly Semiconductors Ltd filed Critical Truly Semiconductors Ltd
Priority to CN201310296765.XA priority Critical patent/CN104300002B/en
Publication of CN104300002A publication Critical patent/CN104300002A/en
Application granted granted Critical
Publication of CN104300002B publication Critical patent/CN104300002B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H10P76/2041
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0312Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes
    • H10D30/0314Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes of lateral top-gate TFTs comprising only a single gate
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0321Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/67Thin-film transistors [TFT]
    • H10D30/6729Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • H10D30/6731Top-gate only TFTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/67Thin-film transistors [TFT]
    • H10D30/674Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6741Group IV materials, e.g. germanium or silicon carbide
    • H10D30/6743Silicon
    • H10D30/6745Polycrystalline or microcrystalline silicon
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/01Manufacture or treatment

Landscapes

  • Thin Film Transistor (AREA)

Abstract

本发明提供了一种薄膜晶体管及其制作方法、光刻工艺,所述光刻工艺使用半灰阶掩膜板进行曝光,曝光显影后,依次去除半灰阶掩膜板的第一区域对应的膜层A、半灰阶掩膜板的第一区域对应的膜层B和半灰阶掩膜板的第三区域对应的膜层A,完成刻蚀。此种光刻工艺只需经过一次通过半灰阶掩膜板的曝光,就能满足对膜层A和膜层B的刻蚀要求,可以减少光刻工艺的制程,从而达到简化光刻工艺的目的,降低制作成本。当应用此种光刻工艺制作薄膜晶体管时,可以将薄膜晶体管的制作工艺由六次光刻简化为四次光刻,简化了薄膜晶体管的制作方法,降低了薄膜晶体管的制作成本。

The present invention provides a thin film transistor, a manufacturing method thereof, and a photolithography process. The photolithography process uses a half-grayscale mask for exposure, and after exposure and development, sequentially removes The etching is completed for the film layer A, the film layer B corresponding to the first region of the half-grayscale mask, and the film layer A corresponding to the third region of the half-grayscale mask. This kind of photolithography process can meet the etching requirements of film layer A and film layer B only through one exposure through the half gray scale mask, and can reduce the process of photolithography process, so as to achieve the goal of simplifying the photolithography process. The purpose is to reduce the production cost. When the thin film transistor is manufactured by using this photolithography process, the manufacturing process of the thin film transistor can be simplified from six photolithography steps to four photolithography steps, which simplifies the manufacturing method of the thin film transistor and reduces the manufacturing cost of the thin film transistor.

Description

一种薄膜晶体管及其制造方法、光刻工艺A kind of thin film transistor and its manufacturing method, photolithography process

技术领域technical field

本发明属于半导体器件制作领域,尤其涉及一种薄膜晶体管及其制作方法、光刻工艺。The invention belongs to the field of manufacturing semiconductor devices, and in particular relates to a thin film transistor, a manufacturing method thereof, and a photolithography process.

背景技术Background technique

在半导体器件制作的过程中,一般都会涉及到光刻技术,光刻技术是在一片平整的基板上构建预设图案的膜层或电路层的基础。In the process of manufacturing semiconductor devices, photolithography technology is generally involved. Photolithography technology is the basis for constructing a film layer or circuit layer with a preset pattern on a flat substrate.

光刻技术在实际制作过程中包括很多的步骤与流程:首先要在平整的基板上形成完整的膜层或电路层,并在完整的膜层或电路层表面形成光刻胶层;随后进行曝光操作,让强光通过一块刻有图案的镂空掩模板(MASK)照射在基板上,若光刻胶层为正性光刻胶层,被光照射到的部分光刻胶层就会发生变质;接下来就是用腐蚀性液体清洗基板,变质的光刻胶层会被去除,露出下面的膜层或电路层,而其它区域的膜层或电路层在未变质的光刻胶层的保护下不会受到影响;然后进行刻蚀去除表面不存在光刻胶层的部分膜层或电路层;最后清洗去除剩余的光刻胶层,完成基板表面的膜层或电路层的制作。Photolithography technology includes many steps and processes in the actual production process: first, a complete film layer or circuit layer is formed on a flat substrate, and a photoresist layer is formed on the surface of the complete film layer or circuit layer; followed by exposure Operation, let the strong light shine on the substrate through a patterned hollow mask (MASK). If the photoresist layer is a positive photoresist layer, the part of the photoresist layer that is irradiated by the light will deteriorate; The next step is to clean the substrate with a corrosive liquid, and the deteriorated photoresist layer will be removed, exposing the underlying film layer or circuit layer, while the film layer or circuit layer in other areas will not be damaged under the protection of the undeteriorated photoresist layer. It will be affected; then etching is performed to remove part of the film layer or circuit layer that does not have a photoresist layer on the surface; finally, the remaining photoresist layer is removed by cleaning to complete the production of the film layer or circuit layer on the surface of the substrate.

但是,在应用现有的光刻工艺的过程中,每制作一个膜层或电路层,就需要进行一次曝光和一次刻蚀。而对于现今的半导体相关器件来说,由于器件的结构较为复杂,包括较多的具有图案的膜层或电路层结构,因此就需要进行多次光刻工艺,经历多次曝光和刻蚀过程,制作工艺复杂。However, in the process of applying the existing photolithography process, each time a film layer or circuit layer is produced, one exposure and one etching are required. For today's semiconductor-related devices, because the structure of the device is relatively complex, including more film layers or circuit layer structures with patterns, it is necessary to perform multiple photolithography processes and undergo multiple exposure and etching processes. The production process is complicated.

发明内容Contents of the invention

有鉴于此,本发明提供一种薄膜晶体管及其制作方法、光刻工艺,应用本发明提供的光刻工艺制作半导体器件时,可以减少制程,降低器件的制作难度和生产成本。In view of this, the present invention provides a thin film transistor, a manufacturing method thereof, and a photolithography process. When a semiconductor device is manufactured using the photolithography process provided by the present invention, the manufacturing process can be reduced, and the manufacturing difficulty and production cost of the device can be reduced.

为实现上述目的,本发明实施例提供了如下技术方案:In order to achieve the above object, the embodiment of the present invention provides the following technical solutions:

一种光刻工艺,包括:提供一基板,所述基板的一个表面形成有膜层A和膜层B,其中膜层B位于所述基板和所述膜层A之间;在所述膜层A表面形成光刻胶层;使用半灰阶掩膜板对所述光刻胶层进行曝光,其中,所述半灰阶掩膜板包括第一区域、第二区域和第三区域,且所述第一区域和第二区域的透光性相反,所述第三区域是半透光区域;显影去除半灰阶掩膜板的第一区域对应的光刻胶层,并减薄半灰阶掩膜板的第三区域对应的光刻胶层;去除半灰阶掩膜板的第一区域对应的膜层A;去除半灰阶掩膜板的第一区域对应的膜层B和半灰阶掩膜板的第三区域对应的光刻胶层,并减薄半灰阶掩膜板的第二区域对应的光刻胶层;去除半灰阶掩膜板的第三区域对应的膜层A;去除半灰阶掩膜板的第二区域对应的光刻胶层,完成光刻。A photolithography process, comprising: providing a substrate, a surface of the substrate is formed with a film layer A and a film layer B, wherein the film layer B is located between the substrate and the film layer A; A photoresist layer is formed on the surface; the photoresist layer is exposed using a half-grayscale mask, wherein the half-grayscale mask includes a first region, a second region and a third region, and the The light transmittance of the first region and the second region is opposite, and the third region is a semi-transparent region; developing removes the photoresist layer corresponding to the first region of the half-grayscale mask plate, and thins the half-grayscale The photoresist layer corresponding to the third area of the mask; remove the film layer A corresponding to the first area of the half-grayscale mask; remove the film layer B and half-gray corresponding to the first area of the half-grayscale mask The photoresist layer corresponding to the third region of the half-gray-scale mask, and thin the photoresist layer corresponding to the second region of the half-gray-scale mask; remove the film layer corresponding to the third region of the half-gray-scale mask A: Remove the photoresist layer corresponding to the second region of the half-gray scale mask to complete the photolithography.

一种薄膜晶体管的制作方法,采用如上所述的光刻工艺制作薄膜晶体管的栅极和透明电极,包括:提供一基板;在所述基板表面形成硅岛;在所述基板形成有硅岛的表面形成绝缘层,所述绝缘层覆盖所述基板和所述硅岛;在所述绝缘层的表面形成透明电极层和栅极层,其中,所述透明电极层位于所述绝缘层和所述栅极层之间;在所述栅极层表面形成光刻胶层;使用半灰阶掩膜板对所述光刻胶层进行曝光,其中,所述半灰阶掩膜板包括第一区域、第二区域和第三区域,且所述第一区域和第二区域的透光性能相反,所述第三区域是半透光区域;显影去除半灰阶掩膜板的第一区域对应的光刻胶层,并减薄半灰阶掩膜板的第三区域对应的光刻胶层;去除半灰阶掩膜板的第一区域对应的栅极层;去除半灰阶掩膜板的第一区域对应的透明电极层和半灰阶掩膜板的第三区域对应的光刻胶层,并减薄半灰阶掩膜板的第二区域对应的光刻胶层;去除半灰阶掩膜板的第三区域对应的栅极层;去除半灰阶掩膜板的第二区域对应的光刻胶层,形成透明电极和栅极;在所述透明电极、栅极和绝缘层的表面形成钝化层,并在所述钝化层内形成过孔;在所述基板形成有钝化层的表面形成源极和漏极,所述源极通过所述钝化层内的过孔与所述硅岛的表面接触,所述漏极通过所述钝化层内的过孔与所述硅岛和所述透明电极接触,完成薄膜晶体管的制作。A method for manufacturing a thin film transistor, using the above-mentioned photolithography process to manufacture gates and transparent electrodes of the thin film transistor, comprising: providing a substrate; forming silicon islands on the surface of the substrate; forming silicon islands on the substrate An insulating layer is formed on the surface, and the insulating layer covers the substrate and the silicon island; a transparent electrode layer and a gate layer are formed on the surface of the insulating layer, wherein the transparent electrode layer is located between the insulating layer and the between the gate layers; forming a photoresist layer on the surface of the gate layer; exposing the photoresist layer using a half-grayscale mask, wherein the half-grayscale mask includes a first region , the second area and the third area, and the light transmission properties of the first area and the second area are opposite, and the third area is a semi-transmissive area; the first area corresponding to the first area of the half-gray scale mask plate is removed by development photoresist layer, and thin the photoresist layer corresponding to the third region of the half-grayscale mask plate; remove the grid layer corresponding to the first region of the half-grayscale mask plate; remove the half-grayscale mask plate The transparent electrode layer corresponding to the first region and the photoresist layer corresponding to the third region of the half-grayscale mask plate, and thinning the photoresist layer corresponding to the second region of the half-grayscale mask plate; remove the half-grayscale The grid layer corresponding to the third area of the mask plate; removing the photoresist layer corresponding to the second area of the half-gray scale mask plate to form a transparent electrode and grid; in the transparent electrode, grid and insulating layer A passivation layer is formed on the surface, and a via hole is formed in the passivation layer; a source electrode and a drain electrode are formed on the surface of the substrate on which the passivation layer is formed, and the source electrode passes through the via hole in the passivation layer The drain is in contact with the surface of the silicon island, the drain is in contact with the silicon island and the transparent electrode through the via hole in the passivation layer, and the fabrication of the thin film transistor is completed.

优选的,当所述光刻胶层为正性光刻胶层时,所述半灰阶掩膜板的第一区域为透光区域,第二区域为不透光区域。Preferably, when the photoresist layer is a positive photoresist layer, the first area of the half-gray scale mask is a light-transmitting area, and the second area is an opaque area.

优选的,当所述光刻胶层为负性光刻胶层时,所述半灰阶掩膜板的第一区域为不透光区域,第二区域为透光区域。Preferably, when the photoresist layer is a negative photoresist layer, the first region of the half-gray-scale mask is an opaque region, and the second region is a light-transmitting region.

优选的,去除半灰阶掩膜板的第一区域对应的栅极层的方法为湿法刻蚀。Preferably, the method for removing the gate layer corresponding to the first region of the half-gray scale mask is wet etching.

优选的,去除半灰阶掩膜板的第一区域对应的透明电极层和半灰阶掩膜板的第三区域对应的光刻胶层,并减薄半灰阶掩膜板的第二区域对应的光刻胶层的方法为干法刻蚀。Preferably, the transparent electrode layer corresponding to the first region of the half-grayscale mask and the photoresist layer corresponding to the third region of the half-grayscale mask are removed, and the second region of the half-grayscale mask is thinned The method for the corresponding photoresist layer is dry etching.

优选的,去除半灰阶掩膜板的第三区域对应的栅极层的方法为湿法刻蚀。Preferably, the method for removing the gate layer corresponding to the third region of the half-gray scale mask is wet etching.

优选的,当所述薄膜晶体管是多晶硅薄膜晶体管时,在所述基板表面形成硅岛的方法包括:在所述基板表面形成多晶硅层;通过光刻工艺刻蚀所述多晶硅层,形成多晶硅岛。Preferably, when the thin film transistor is a polysilicon thin film transistor, the method for forming silicon islands on the surface of the substrate includes: forming a polysilicon layer on the surface of the substrate; etching the polysilicon layer by photolithography to form polysilicon islands.

优选的,当所述薄膜晶体管是多晶硅薄膜晶体管时,在所述基板表面形成硅岛的方法包括:在所述基板表面形成非晶硅层;通过光刻工艺刻蚀所述非晶硅层,形成非晶硅岛;激光处理所述非晶硅岛,使所述非晶硅岛晶化为多晶硅岛。Preferably, when the thin film transistor is a polysilicon thin film transistor, the method for forming silicon islands on the surface of the substrate includes: forming an amorphous silicon layer on the surface of the substrate; etching the amorphous silicon layer by photolithography, forming amorphous silicon islands; laser processing the amorphous silicon islands to crystallize the amorphous silicon islands into polycrystalline silicon islands.

一种根据如上所述的制作方法制作的薄膜晶体管,所述薄膜晶体管的栅极和透明电极通过一次光刻完成,且所述薄膜晶体管通过四次光刻形成。与现有技术相比,上述技术方案具有以下优点:A thin film transistor manufactured according to the above manufacturing method, the gate and transparent electrode of the thin film transistor are completed by one photolithography, and the thin film transistor is formed by four photolithography. Compared with the prior art, the above-mentioned technical solution has the following advantages:

本发明提供的光刻工艺只需要进行一次曝光,就可以同时完成对两个膜层结构的光刻,具体包括:首先采用半灰阶掩膜板对所述光刻胶层进行曝光,曝光后,对应所述半灰阶掩膜板第一区域的光刻胶层会完全变质,对应所述半灰阶掩膜板第二区域的光刻胶层不受影响,而由于所述半灰阶掩膜板第三区域是半透光区域,对应所述半灰阶掩膜板第三区域的光刻胶层只有表面一定厚度的部分发生变质。The photolithography process provided by the present invention only needs to be exposed once to complete the photolithography of the two film layer structures at the same time, which specifically includes: firstly using a half-gray scale mask to expose the photoresist layer, after exposure , the photoresist layer corresponding to the first region of the half-grayscale mask will completely deteriorate, the photoresist layer corresponding to the second region of the half-grayscale mask will not be affected, and due to the half-grayscale The third area of the mask is a semi-transparent area, and only a certain thickness of the surface of the photoresist layer corresponding to the third area of the half-gray scale mask is deteriorated.

然后进行显影,显影会将变质的光刻胶层去除,也即,显影会在完全去除对应半灰阶掩膜板第一区域的光刻胶层的同时,减薄对应第三区域的光刻胶层。最后,再依次去除对应半灰阶掩膜板第一区域的膜层A、对应半灰阶掩膜板第一区域的膜层B、对应半灰阶掩膜板的第三区域的光刻胶层以及对应半灰阶掩膜板的第三区域的膜层A。Then develop, and develop will remove the deteriorated photoresist layer, that is, develop will thin the photoresist layer corresponding to the third region while completely removing the photoresist layer corresponding to the first region of the half-gray scale mask. glue layer. Finally, remove film layer A corresponding to the first region of the half-grayscale mask, film layer B corresponding to the first region of the half-grayscale mask, and photoresist corresponding to the third region of the half-grayscale mask layer and the film layer A corresponding to the third region of the half-grayscale mask.

综上所述,本发明提供的光刻工艺只需经过一次通过半灰阶掩膜板的曝光,就能满足对膜层A和膜层B的刻蚀要求。而且在后续的过程中,可以同时去除对应半灰阶掩膜板的第一区域的透明电极层和对应半灰阶掩膜板的第三区域的光刻胶层,并减薄半灰阶掩膜板的第二区域对应的光刻胶层,可以减少光刻工艺的制程,从而达到简化光刻工艺的目的,降低制作成本。To sum up, the photolithography process provided by the present invention can meet the etching requirements for film layer A and film layer B only through one exposure through a half-gray scale mask. Moreover, in the subsequent process, the transparent electrode layer corresponding to the first region of the half-grayscale mask and the photoresist layer corresponding to the third region of the half-grayscale mask can be removed at the same time, and the thickness of the half-grayscale mask can be reduced. The photoresist layer corresponding to the second region of the diaphragm can reduce the manufacturing process of the photolithography process, thereby achieving the purpose of simplifying the photolithography process and reducing the production cost.

附图说明Description of drawings

为了更清楚地说明本发明实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本发明的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。In order to more clearly illustrate the technical solutions in the embodiments of the present invention or the prior art, the following will briefly introduce the drawings that need to be used in the description of the embodiments or the prior art. Obviously, the accompanying drawings in the following description are only These are some embodiments of the present invention. Those skilled in the art can also obtain other drawings based on these drawings without creative work.

图1至图6为现有的薄膜晶体管的制作方法示意图;1 to 6 are schematic diagrams of the manufacturing method of the existing thin film transistor;

图7至图14为本发明实施例一提供的一种光刻工艺的示意图;7 to 14 are schematic diagrams of a photolithography process provided by Embodiment 1 of the present invention;

图15为本发明实施例二提供的一种薄膜晶体管的制作方法的流程图;FIG. 15 is a flow chart of a manufacturing method of a thin film transistor provided in Embodiment 2 of the present invention;

图16至图27为本发明实施例二提供的一种薄膜晶体管的制作方法的示意图。16 to 27 are schematic diagrams of a manufacturing method of a thin film transistor provided by Embodiment 2 of the present invention.

具体实施方式Detailed ways

正如背景技术部分所述,应用现有的光刻工艺制作半导体器件,制作工艺较为复杂。As mentioned in the background art section, the manufacturing process of semiconductor devices using the existing photolithography process is relatively complicated.

以薄膜晶体管的制作方法为例,现有的薄膜晶体管的制作工艺需要经过六次光刻工艺,如图1-图6所示,包括:Taking the manufacturing method of thin film transistors as an example, the existing manufacturing process of thin film transistors requires six photolithography processes, as shown in Figures 1-6, including:

如图1所示,提供基板101,并通过第一次光刻在所述基板101的表面形成硅岛102;As shown in FIG. 1 , a substrate 101 is provided, and silicon islands 102 are formed on the surface of the substrate 101 by first photolithography;

如图2所示,在形成有硅岛102的基板101的表面形成绝缘层103后,通过第二次光刻工艺,在所述绝缘层103的表面形成栅极104和通用电极105;As shown in FIG. 2, after the insulating layer 103 is formed on the surface of the substrate 101 with the silicon island 102 formed, a gate 104 and a common electrode 105 are formed on the surface of the insulating layer 103 through a second photolithography process;

如图3所示,在所述形成有栅极104和通用电极105的绝缘层103的表面形成第一钝化层106后,通过第三次光刻工艺,在第一钝化层106内形成接触孔107;As shown in FIG. 3, after the first passivation layer 106 is formed on the surface of the insulating layer 103 formed with the gate 104 and the common electrode 105, a third passivation layer is formed in the first passivation layer 106 through a third photolithography process. contact hole 107;

如图4所示,通过第四次光刻工艺,在第一钝化层106的接触孔107内形成源极108和漏极109;As shown in FIG. 4, a source electrode 108 and a drain electrode 109 are formed in the contact hole 107 of the first passivation layer 106 through a fourth photolithography process;

如图5所示,在形成源极108和漏极109的表面形成第二钝化层1010,,通过第五次光刻工艺,在所述第二钝化层1010内形成过孔1011;As shown in FIG. 5, a second passivation layer 1010 is formed on the surface where the source electrode 108 and the drain electrode 109 are formed, and a via hole 1011 is formed in the second passivation layer 1010 through a fifth photolithography process;

如图6所示,通过第六次光刻工艺,在所述第二钝化层1010的表面形成像素电极1012。As shown in FIG. 6 , a pixel electrode 1012 is formed on the surface of the second passivation layer 1010 through the sixth photolithography process.

发明人研究发现,由于现有的光刻工艺是一次曝光与一次光刻相对应的,故在应用的现有的光刻工艺制作薄膜晶体管的过程中,因为薄膜晶体管结构复杂,组成薄膜晶体管的膜层结构较多,所以在如图1至图6所示的制作过程中,每形成一层结构就需要一次光刻工艺,制作整个薄膜晶体管共需六次光刻工艺,也即分别需要六次曝光和六次刻蚀工艺,制作方法复杂。The inventors have found that since the existing photolithography process corresponds to one exposure and one photolithography process, in the process of manufacturing thin film transistors using the existing photolithography process, due to the complex structure of the thin film transistor, the composition of the thin film transistor There are many film layer structures, so in the manufacturing process shown in Figures 1 to 6, a photolithography process is required for each layer of structure, and a total of six photolithography processes are required to manufacture the entire thin film transistor, that is, six photolithography processes are required respectively. Exposure and six etching processes, the production method is complicated.

特别的,对于目前最常见的薄膜晶体管(Thin Film Transistor,简称TFT),现有的薄膜晶体管的制作过程需要应用多次光刻工艺,也即,现有的薄膜晶体管的制作需要经历多次曝光和刻蚀,制程较多,制作成本较高。In particular, for the most common thin film transistor (Thin Film Transistor, referred to as TFT), the existing thin film transistor production process needs to apply multiple photolithography processes, that is, the existing thin film transistor production needs to undergo multiple exposures And etching, the process is more, the production cost is higher.

发明人研究发现,由于光刻工艺包括曝光和刻蚀,可以分别从曝光和刻蚀两方面简化光刻工艺。特别的,对于光刻工艺中的曝光步骤,可以通过引入半灰阶掩膜板进行曝光,半灰阶掩膜板包括透光区域、不透光区域和半透光区域,且半透光区域的透光率是可以根据需要进行改变的,故,应用半灰阶掩膜板进行曝光显影后,部分光刻胶层完全去除,部分光刻胶层完全保留,而对应半透光区域的光刻胶层的厚度减薄。之后,在进行刻蚀工艺时,首先对表面光刻胶层已被完全去除的膜层A进行刻蚀,然后再通过刻蚀工艺去除表面已不存在膜层A的膜层B,并同时去除减薄后的光刻胶层,最后去除对应半透光区域的膜层A,并进行脱膜,清洗剩余的光刻胶层。这样,就可以实现经过一次曝光完成对两个膜层的刻蚀,也即,经过一次光刻工艺,同时完成两种膜层或电路层的刻蚀。The inventors found that since the photolithography process includes exposure and etching, the photolithography process can be simplified from two aspects of exposure and etching. In particular, for the exposure step in the photolithography process, the exposure can be performed by introducing a half-grayscale mask. The half-grayscale mask includes a transparent area, an opaque area and a semi-transparent area, and the semi-transparent area The light transmittance can be changed according to the needs. Therefore, after exposure and development using a half-gray scale mask, part of the photoresist layer is completely removed, and part of the photoresist layer is completely retained, while the light corresponding to the semi-transparent area The thickness of the resist layer is reduced. Afterwards, when performing the etching process, the film layer A whose surface photoresist layer has been completely removed is first etched, and then the film layer B on which the film layer A does not exist on the surface is removed by the etching process, and at the same time After thinning the photoresist layer, finally remove the film layer A corresponding to the semi-transparent area, and perform stripping, and clean the remaining photoresist layer. In this way, the etching of two film layers can be completed through one exposure, that is, the etching of two film layers or circuit layers can be completed simultaneously through one photolithography process.

发明人进一步研究发现,对于应用刻蚀工艺较为普遍的薄膜晶体管的制作工艺来说,可以引入上述的光刻工艺进行刻蚀简化制作工艺。考虑到现有的薄膜晶体管的结构和制作方法,可以通过上述光刻工艺实现的是栅极和透明电极的制作,将制作薄膜晶体管的六次光刻工艺减少为四次光刻工艺,实现四次光刻工艺完成薄膜晶体管的制作,简化薄膜晶体管的制作工艺。The inventors have further researched and found that, for the manufacturing process of thin film transistors, which generally use etching technology, the above-mentioned photolithography process can be introduced to perform etching to simplify the manufacturing process. Considering the structure and manufacturing method of the existing thin film transistor, what can be realized through the above photolithography process is the fabrication of gate and transparent electrode, reducing the six photolithography processes for manufacturing thin film transistors to four photolithography processes, and realizing four photolithography processes. The sub-lithography process completes the fabrication of the thin film transistor and simplifies the fabrication process of the thin film transistor.

基于上述原因,本发明实施例首先提供了一种光刻工艺,包括:提供一基板,所述基板的一个表面形成有膜层A和膜层B,其中膜层B位于所述基板和所述膜层A之间;在所述膜层A表面形成光刻胶层;使用半灰阶掩膜板对所述光刻胶层进行曝光,其中,所述半灰阶掩膜板包括第一区域、第二区域和第三区域,且所述第一区域和第二区域的透光性相反,所述第三区域是半透光区域;显影去除半灰阶掩膜板的第一区域对应的光刻胶层,并减薄半灰阶掩膜板的第三区域对应的光刻胶层;去除半灰阶掩膜板的第一区域对应的膜层A;去除半灰阶掩膜板的第一区域对应的膜层B和半灰阶掩膜板的第三区域对应的光刻胶层,并减薄半灰阶掩膜板的第二区域对应的光刻胶层;去除半灰阶掩膜板的第三区域对应的膜层A;去除半灰阶掩膜板的第二区域对应的光刻胶层,完成光刻。Based on the above reasons, the embodiment of the present invention firstly provides a photolithography process, including: providing a substrate, a film layer A and a film layer B are formed on one surface of the substrate, wherein the film layer B is located between the substrate and the between the film layers A; forming a photoresist layer on the surface of the film layer A; exposing the photoresist layer using a half-grayscale mask, wherein the half-grayscale mask includes a first region , the second area and the third area, and the light transmittance of the first area and the second area are opposite, and the third area is a semi-transparent area; the first area corresponding to the half-gray scale mask plate is removed by development Photoresist layer, and thin the photoresist layer corresponding to the third region of the half-grayscale mask plate; remove the film layer A corresponding to the first region of the half-grayscale mask plate; remove the half-grayscale mask plate The film layer B corresponding to the first region and the photoresist layer corresponding to the third region of the half-grayscale mask, and thinning the photoresist layer corresponding to the second region of the half-grayscale mask; remove the half-grayscale The film layer A corresponding to the third area of the mask; removing the photoresist layer corresponding to the second area of the half-gray scale mask to complete the photolithography.

对应上述光刻工艺,本发明还提供的一种薄膜晶体管的制作方法,包括:提供一基板;在所述基板表面形成硅岛;所述基板形成有硅岛的表面形成透明电极层和栅极层,其中,所述透明电极层位于所述基板和所述栅极层之间;在所述栅极层表面形成光刻胶层;使用半灰阶掩膜板对所述光刻胶层进行曝光,其中,所述半灰阶掩膜板包括第一区域、第二区域和第三区域,且所述第一区域和第二区域的透光性能相反,所述第三区域是半透光区域;显影去除半灰阶掩膜板的第一区域对应的光刻胶层,并减薄半灰阶掩膜板的第三区域对应的光刻胶层;去除半灰阶掩膜板的第一区域对应的栅极层;去除半灰阶掩膜板的第一区域对应的透明电极层和半灰阶掩膜板的第三区域对应的光刻胶层,并减薄半灰阶掩膜板的第二区域对应的光刻胶层;去除半灰阶掩膜板的第三区域对应的栅极层;去除半灰阶掩膜板的第二区域对应的光刻胶层,形成透明电极和栅极;在所述基板形成有透明电极和栅极的表面形成钝化层,并在所述钝化层内形成过孔;在所述基板形成有钝化层的表面形成源极和漏极,所述源极和漏极通过所述钝化层和绝缘层内的过孔与所述硅岛和透明电极的表面接触,完成薄膜晶体管的制作。Corresponding to the above photolithography process, the present invention also provides a method for manufacturing a thin film transistor, comprising: providing a substrate; forming silicon islands on the surface of the substrate; forming a transparent electrode layer and a gate on the surface of the substrate on which the silicon islands are formed. layer, wherein the transparent electrode layer is located between the substrate and the gate layer; a photoresist layer is formed on the surface of the gate layer; Exposure, wherein the half-grayscale mask includes a first region, a second region and a third region, and the light transmission properties of the first region and the second region are opposite, and the third region is semi-transparent region; development removes the photoresist layer corresponding to the first region of the half-grayscale mask plate, and thins the photoresist layer corresponding to the third region of the half-grayscale mask plate; removes the first region of the half-grayscale mask plate A grid layer corresponding to a region; removing the transparent electrode layer corresponding to the first region of the half-grayscale mask and the photoresist layer corresponding to the third region of the half-grayscale mask, and thinning the half-grayscale mask The photoresist layer corresponding to the second region of the plate; remove the gate layer corresponding to the third region of the half-grayscale mask; remove the photoresist layer corresponding to the second region of the half-grayscale mask to form a transparent electrode and the gate; form a passivation layer on the surface of the substrate with the transparent electrode and the gate, and form a via hole in the passivation layer; form a source and a drain on the surface of the substrate with the passivation layer electrode, the source electrode and the drain electrode are in contact with the surface of the silicon island and the transparent electrode through the passivation layer and the via hole in the insulating layer, and the fabrication of the thin film transistor is completed.

对应上述薄膜晶体管的制作方法,本发明还提供了一种薄膜晶体管,所述晶体管薄膜晶体管的栅极和透明电极通过一次光刻完成,且所述薄膜晶体管通过四次光刻形成。Corresponding to the manufacturing method of the above thin film transistor, the present invention also provides a thin film transistor, the gate and transparent electrode of the thin film transistor are completed by one photolithography, and the thin film transistor is formed by four photolithography.

本发明提供的光刻工艺只需经过一次通过半灰阶掩膜板的曝光,就能满足对膜层A和膜层B的刻蚀要求,可以减少光刻工艺的制程,从而达到简化光刻工艺的目的,降低制作成本。当应用此种光刻工艺制作薄膜晶体管时,可以将薄膜晶体管的制作工艺由六次光刻简化为四次光刻,简化了薄膜晶体管的制作方法,降低了薄膜晶体管的制作成本。The photolithography process provided by the present invention can meet the etching requirements for film layer A and film layer B only through one exposure through a half-gray-scale mask plate, and can reduce the process of photolithography process, thereby achieving simplified photolithography. The purpose of the process is to reduce the production cost. When the thin film transistor is manufactured by using this photolithography process, the manufacturing process of the thin film transistor can be simplified from six photolithography steps to four photolithography steps, which simplifies the manufacturing method of the thin film transistor and reduces the manufacturing cost of the thin film transistor.

为使本发明的目的、技术方案和优点能够更加明显易懂,下面结合本发明实施例中的附图,对本发明实施例中的技术方案进行清楚、完整的描述,所描述的实施例是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域普通技术人员在没有做出创造性劳动前提下所获得的其他实施例,都属于本发明保护的范围。In order to make the purpose, technical solutions and advantages of the present invention more obvious and easy to understand, the technical solutions in the embodiments of the present invention will be clearly and completely described below in conjunction with the drawings in the embodiments of the present invention. The described embodiments are the Some, but not all, embodiments are invented. Based on the embodiments of the present invention, other embodiments obtained by persons of ordinary skill in the art without making creative efforts all belong to the protection scope of the present invention.

其次,本发明结合示意图进行详细描述,在详述本发明实施例时,为便于说明,表示器件结构的剖面图会不依一般比例作局部放大,而且所述示意图只是示例,其在此不应限制本发明保护的范围。此外,在实际制作中应包含长度、宽度及深度的三维空间尺寸。Secondly, the present invention is described in detail in combination with schematic diagrams. When describing the embodiments of the present invention in detail, for the convenience of explanation, the cross-sectional view showing the device structure will not be partially enlarged according to the general scale, and the schematic diagram is only an example, and it should not be limited here. The protection scope of the present invention. In addition, the three-dimensional space dimensions of length, width and depth should be included in actual production.

实施例一Embodiment one

本实施例提供了一种光刻工艺,如图7至图9所示,包括以下步骤:This embodiment provides a photolithography process, as shown in Figures 7 to 9, comprising the following steps:

步骤1:如图7所示,提供一基板701,所述基板701的一个表面形成有膜层A和膜层B,其中,膜层B位于所述基板701和所述膜层A之间。Step 1: As shown in FIG. 7 , a substrate 701 is provided, and a film layer A and a film layer B are formed on one surface of the substrate 701 , wherein the film layer B is located between the substrate 701 and the film layer A.

步骤2:如图8所示,在所述膜层A表面形成光刻胶层702,所述光刻胶层702可以为正性光刻胶,也可以为负性光刻胶层,也即,本发明对所述光刻胶层702的材料不做限定,可根据具体需要和工艺条件进行选择。Step 2: As shown in FIG. 8, a photoresist layer 702 is formed on the surface of the film layer A. The photoresist layer 702 can be a positive photoresist or a negative photoresist layer, that is, In the present invention, the material of the photoresist layer 702 is not limited, and can be selected according to specific needs and process conditions.

步骤3:如图9所示,使用半灰阶掩膜板703对所述光刻胶层702进行曝光,其中,所述半灰阶掩膜板703包括第一区域7031、第二区域7032和第三区域7033,且所述第一区域7031和第二区域7032的透光性相反,所述第三区域7033是半透光区域。Step 3: As shown in FIG. 9 , use a half-grayscale mask 703 to expose the photoresist layer 702, wherein the half-grayscale mask 703 includes a first region 7031, a second region 7032 and The third region 7033, and the light transmittance of the first region 7031 and the second region 7032 are opposite, and the third region 7033 is a semi-transparent region.

当所述光刻胶层702为正性光刻胶层时,所述半灰阶掩膜板703的第一区域7031为透光区域,第二区域7032为不透光区域;当所述光刻胶层702为负性光刻胶层时,所述半灰阶掩膜板703的第一区域7031为不透光区域,第二区域7032为透光区域。为了便于说明,本实施例以所述光刻胶层702为正性光刻胶层为例,对本实施例提供的光刻工艺进行说明。When the photoresist layer 702 is a positive photoresist layer, the first region 7031 of the half-gray-scale mask 703 is a light-transmitting region, and the second region 7032 is an opaque region; When the resist layer 702 is a negative photoresist layer, the first region 7031 of the half-gray scale mask 703 is an opaque region, and the second region 7032 is a transparent region. For ease of description, this embodiment takes the photoresist layer 702 as a positive photoresist layer as an example to describe the photolithography process provided in this embodiment.

需要说明的是,本步骤图9所示的半灰阶掩膜板703的第一区域、第二区域和第三区域的分布只是本发明的一个实施例,对于所述半灰阶掩膜板703的不透光区域、透光区域和半透光区域的分布可以根据所述膜层A和膜层B的目标刻蚀图形进行设计,也即本发明对所述半灰阶掩膜板703的具体形状不做限定。It should be noted that the distribution of the first region, the second region and the third region of the half-grayscale mask 703 shown in FIG. 9 in this step is only an embodiment of the present invention. The distribution of the opaque area, transparent area and semi-transparent area of 703 can be designed according to the target etching pattern of the film layer A and film layer B, that is, the half-grayscale mask 703 of the present invention The specific shape is not limited.

曝光后,对应所述半灰阶掩膜板703的不透光区域7032的光刻胶层不会受曝光的影响,在半灰阶掩膜板703的不透光区域7032的保护下依然保持光刻胶层的固有性质;对应所述半灰阶掩膜板703的透光区域7031的光刻胶层受曝光的影响发生光化学反应,使得此部分的光刻胶层的物理性能,特别是溶解性、亲合性等发生明显变化;对应所述半灰阶掩膜板703的半透光区域7033的光刻胶层,由于半透光区域7033可以阻挡部分光线的照射,所以此部分的光刻胶层只有靠近半灰阶掩膜板703的一定厚度的光刻胶层受到了曝光的影响,产生了光化学反应,而靠近膜层A的一定厚度的光刻胶层则未发生光化学反应。After exposure, the photoresist layer corresponding to the opaque region 7032 of the half-grayscale mask 703 will not be affected by the exposure, and remains under the protection of the opaque region 7032 of the half-grayscale mask 703. The inherent properties of the photoresist layer; the photoresist layer corresponding to the light-transmitting region 7031 of the half-gray-scale mask 703 undergoes a photochemical reaction under the influence of exposure, so that the physical properties of the photoresist layer in this part, especially Solubility, affinity, etc. change significantly; the photoresist layer corresponding to the semi-transparent region 7033 of the half-gray scale mask 703, because the semi-transparent region 7033 can block part of the light irradiation, so the part of the In the photoresist layer, only the photoresist layer with a certain thickness close to the half-gray-scale mask 703 is affected by the exposure, and a photochemical reaction occurs, while the photoresist layer with a certain thickness close to the film layer A does not undergo photochemical reaction. .

步骤4:如图10所示,显影去除半灰阶掩膜板703的第一区域7031对应的光刻胶层,并减薄半灰阶掩膜板703的第三区域7033对应的光刻胶层。Step 4: As shown in FIG. 10 , develop and remove the photoresist layer corresponding to the first region 7031 of the half-grayscale mask 703 , and thin the photoresist corresponding to the third region 7033 of the half-grayscale mask 703 layer.

在步骤3的曝光过程中,受半灰阶掩膜板703的作用,所述光刻胶层702对应透光区域7031的部分完全变质,对应半透光区域7033的部分只有一定厚度的光刻胶变质。由于显影可以去除变质的光刻胶层,故显影过后,在完全去除对应透光区域7031的光刻胶层的同时,减薄了对应半透光区域7033的光刻胶层,达到如图10所示的效果。During the exposure process in step 3, the part of the photoresist layer 702 corresponding to the light-transmitting region 7031 is completely deteriorated due to the effect of the half-gray-scale mask 703, and the part corresponding to the semi-transmitting region 7033 has only a certain thickness of the photoresist layer. The gum has deteriorated. Since development can remove the deteriorated photoresist layer, after development, while completely removing the photoresist layer corresponding to the light-transmitting region 7031, the photoresist layer corresponding to the semi-transparent region 7033 is thinned, as shown in Figure 10 The effect shown.

需要强调的是,由于所述半灰阶掩膜板703的半透光区域7033的透光能力是可以根据需要进行调节的,故,对于显影后的对应半透光区域7033的光刻胶层的厚度可以通过调节半灰阶掩膜板703的半透光区域7033的透光能力进行控制。It should be emphasized that since the light transmission capacity of the semi-transparent region 7033 of the half-grayscale mask 703 can be adjusted as required, the photoresist layer corresponding to the semi-transparent region 7033 after development The thickness of can be controlled by adjusting the light transmittance of the semi-transparent region 7033 of the half-gray scale mask 703 .

步骤5:如图11所示,去除半灰阶掩膜板703的第一区域7031对应的膜层A。Step 5: As shown in FIG. 11 , remove the film layer A corresponding to the first region 7031 of the half-grayscale mask 703 .

如图10所示,在显影过后,光刻胶层702对应透光区域7031的膜层A表面的部分被完全去除,而对应半灰阶掩膜板703其他区域的膜层A的表面依然存在光刻胶层。此时,在对应半灰阶掩膜板703的不透光区域7032和半透光区域7033的膜层A受剩余光刻胶层702的保护下,可以单独对与半灰阶掩膜板703的透光区域7031对应的膜层A进行刻蚀,只去除对应透光区域7031的膜层A,使所述膜层A的形状如图11所示。As shown in FIG. 10 , after the development, the part of the surface of the film layer A corresponding to the light-transmitting region 7031 of the photoresist layer 702 is completely removed, while the surface of the film layer A corresponding to other regions of the half-gray-scale mask 703 still exists. photoresist layer. At this time, under the protection of the remaining photoresist layer 702, the film layer A corresponding to the opaque region 7032 and the semi-transparent region 7033 of the half-grayscale mask 703 can be independently aligned with the half-grayscale mask 703 The film layer A corresponding to the light-transmitting region 7031 is etched, and only the film layer A corresponding to the light-transmitting region 7031 is removed, so that the shape of the film layer A is shown in FIG. 11 .

去除膜层A的刻蚀方法包括干法刻蚀和湿法刻蚀,本实施例优选采用湿法刻蚀。如果采用干法刻蚀,需要考虑膜层A、膜层B和光刻胶层702的刻蚀选择比的问题。The etching method for removing the film layer A includes dry etching and wet etching, and wet etching is preferably used in this embodiment. If dry etching is used, the etching selectivity of the film layer A, the film layer B and the photoresist layer 702 needs to be considered.

步骤6:如图12所示,去除半灰阶掩膜板703的第一区域7031对应的膜层B和半灰阶掩膜板的第三区域7033对应的光刻胶层,并减薄半灰阶掩膜板的第二区域7032对应的光刻胶层。Step 6: As shown in FIG. 12 , remove the film layer B corresponding to the first region 7031 of the half-grayscale mask 703 and the photoresist layer corresponding to the third region 7033 of the half-grayscale mask, and reduce the thickness by half The photoresist layer corresponding to the second region 7032 of the grayscale mask.

此时,光刻胶层702只有对应半灰阶掩膜板不透光区域7032的部分依然存在,对应半灰阶掩膜板703其他区域的光刻胶层完全去除。且,膜层B已经达到最终的形状要求,完成了对所述膜层B的刻蚀。At this time, only the portion of the photoresist layer 702 corresponding to the opaque region 7032 of the half-grayscale mask still exists, and the photoresist layer corresponding to other regions of the half-grayscale mask 703 is completely removed. Moreover, the film layer B has reached the final shape requirement, and the etching of the film layer B is completed.

此步骤采用的刻蚀方法包括干法刻蚀和湿法刻蚀,本实施例优选采用干法刻蚀。干法刻蚀可以同时对不同材料进行刻蚀,故可以实现在刻蚀膜层B的同时,对与半灰阶掩膜板的第二区域7032和第三区域7033对应的光刻胶层的进行刻蚀,如步骤4所述,结合干法刻蚀对光刻胶层和膜层B的刻蚀速率,通过调整半灰阶掩膜板703的半透光区域7033的透光能力,保证干法刻蚀在去除对应半灰阶掩膜板703的透光区域7031的膜层B的同时,刚好刻蚀去除对应半透光区域7033的光刻胶层。而且,由于步骤4减薄了对应半透光区域7033的光刻胶层,故此时对应半透光区域7033的光刻胶层的厚度小于对应不透光区域7032的光刻胶层的厚度,从而保证干法刻蚀去除对应透光区域7031的膜层B和对应半透光区域7033的光刻胶层后,对应不透光区域7032的光刻胶层不会被完全去除,依然可以在后续刻蚀过程中,保护对应不透光区域7032的膜层A和膜层B。The etching methods used in this step include dry etching and wet etching, and dry etching is preferably used in this embodiment. Dry etching can etch different materials at the same time, so it is possible to etch the photoresist layer corresponding to the second region 7032 and the third region 7033 of the half-gray-scale mask while etching the film layer B. Carry out etching, as described in step 4, in combination with the etching rate of the photoresist layer and film layer B by dry etching, by adjusting the light transmission capacity of the semi-transparent region 7033 of the half-gray scale mask plate 703, ensure Dry etching removes the photoresist layer corresponding to the semi-transparent region 7033 while removing the film layer B corresponding to the transparent region 7031 of the half-grayscale mask 703 . Moreover, since the photoresist layer corresponding to the semi-transparent region 7033 is thinned in step 4, the thickness of the photoresist layer corresponding to the semi-transparent region 7033 is smaller than the thickness of the photoresist layer corresponding to the opaque region 7032 at this time, Therefore, after dry etching removes the film layer B corresponding to the translucent region 7031 and the photoresist layer corresponding to the semi-transmissive region 7033, the photoresist layer corresponding to the opaque region 7032 will not be completely removed, and can still be In the subsequent etching process, the film layer A and the film layer B corresponding to the opaque region 7032 are protected.

步骤7:如图13所示,去除半灰阶掩膜板703的第三区域7033对应的膜层A,使膜层A刻蚀为规定的形状,完成了对所述膜层A的刻蚀。Step 7: As shown in FIG. 13 , remove the film layer A corresponding to the third region 7033 of the half-gray-scale mask 703, etch the film layer A into a prescribed shape, and complete the etching of the film layer A .

步骤8:如图14所示,去除半灰阶掩膜板的第二区域对应的光刻胶层,完成光刻。Step 8: As shown in FIG. 14 , remove the photoresist layer corresponding to the second region of the half-gray scale mask to complete photolithography.

本实施例提供的光刻工艺只需经过一次通过半灰阶掩膜板的曝光,就能满足对膜层A和膜层B的刻蚀要求,之后,通过光刻工艺使所述膜层A和膜层B达到规定的刻蚀图形要求。实现在一次曝光可以对应多次刻蚀的前提下,通过一次光刻工艺完成对两个膜层或电路层的刻蚀,减少光刻工艺的制程,达到简化光刻工艺的目的,降低制作成本。The photolithography process provided in this embodiment only needs to be exposed once through a half-gray-scale mask to meet the etching requirements for film layer A and film layer B. After that, the film layer A and film layer B meet the specified etching pattern requirements. Under the premise that one exposure can correspond to multiple etchings, the etching of two film layers or circuit layers can be completed through one photolithography process, reducing the process of photolithography process, achieving the purpose of simplifying the photolithography process and reducing production costs .

实施例二Embodiment two

本实施例提供了一种薄膜晶体管的制作方法,如图15所示,包括以下步骤:This embodiment provides a method for fabricating a thin film transistor, as shown in FIG. 15 , including the following steps:

步骤1501:提供一基板,对于薄膜晶体管,所述基板为透明基板,优选的,所述基板为玻璃基板;Step 1501: providing a substrate, for a thin film transistor, the substrate is a transparent substrate, preferably, the substrate is a glass substrate;

步骤1502:如图16所示,在基板1601表面形成硅岛1602。Step 1502 : as shown in FIG. 16 , silicon islands 1602 are formed on the surface of the substrate 1601 .

根据薄膜晶体管的种类划分,目前所述硅岛1602的种类包括非晶硅岛、多晶硅岛和单晶硅岛,其中,由于低温多晶硅薄膜晶体管具有高分辨率、反应速度快、高亮度、高开口率、低功耗等优点,所以低温多晶硅薄膜晶体管越来越受到平板显示器制造厂商的重视,在智能手机显示器方面的应用越来越广泛。故,本实施优选以低温多晶硅薄膜晶体管为例,对所述硅岛的制作方法进行说明。According to the types of thin film transistors, the types of silicon islands 1602 currently include amorphous silicon islands, polycrystalline silicon islands, and single crystal silicon islands. High efficiency, low power consumption and other advantages, so low-temperature polysilicon thin film transistors are more and more valued by flat-panel display manufacturers, and their applications in smart phone displays are becoming more and more extensive. Therefore, in this embodiment, it is preferable to take a low-temperature polysilicon thin film transistor as an example to describe the method for fabricating the silicon island.

在本发明的一个实施例中,在所述基板1601表面形成多晶硅岛1602的方法包括:在所述基板表面形成多晶硅层;利用光刻工艺形成多晶硅岛。在本发明的另一个实施例中,在所述基板1601表面形成硅岛1602的方法包括:在所述基板表面形成非晶硅层;利用光刻工艺形成非晶硅岛;激光处理所述非晶硅岛,使所述非晶硅岛晶化为多晶硅岛。In one embodiment of the present invention, the method for forming polysilicon islands 1602 on the surface of the substrate 1601 includes: forming a polysilicon layer on the surface of the substrate; forming polysilicon islands by photolithography. In another embodiment of the present invention, the method for forming a silicon island 1602 on the surface of the substrate 1601 includes: forming an amorphous silicon layer on the surface of the substrate; forming an amorphous silicon island by photolithography; The crystalline silicon islands are used to crystallize the amorphous silicon islands into polycrystalline silicon islands.

需要说明的是,使用“激光处理所述非晶硅岛,使所述非晶硅岛晶化为多晶硅岛”的方法制作多晶硅岛,是兼容非晶硅薄膜晶体管的制作工艺的,也即,使用此方法制作多晶硅薄膜晶体管,可以直接应用现有的制作非晶硅薄膜晶体管的设备和方法,无需进行设备改造,减少了制作成本。It should be noted that the method of "laser processing the amorphous silicon island to crystallize the amorphous silicon island into a polysilicon island" is compatible with the manufacturing process of the amorphous silicon thin film transistor, that is, Using this method to manufacture polysilicon thin film transistors can directly apply existing equipment and methods for manufacturing amorphous silicon thin film transistors, without requiring equipment modification and reducing manufacturing costs.

步骤1503:如图17所示,在所述基板1601形成有硅岛1602的表面形成绝缘层1603,所述绝缘层1603覆盖所述基板和所述硅岛。Step 1503 : As shown in FIG. 17 , an insulating layer 1603 is formed on the surface of the substrate 1601 on which the silicon islands 1602 are formed, and the insulating layer 1603 covers the substrate and the silicon islands.

步骤1504:如图18所示,在所述绝缘层1603的表面形成透明电极层1604和栅极层1605,其中,所述透明电极层1604位于所述绝缘层1603和所述栅极层1605之间。Step 1504: As shown in FIG. 18, a transparent electrode layer 1604 and a gate layer 1605 are formed on the surface of the insulating layer 1603, wherein the transparent electrode layer 1604 is located between the insulating layer 1603 and the gate layer 1605 between.

步骤1505:如图19所示,在所述栅极层1605表面形成光刻胶层1606,所述光刻胶层1606可以为正性光刻胶层,也可以为负性光刻胶层,本发明对此不作限定。Step 1505: As shown in FIG. 19, a photoresist layer 1606 is formed on the surface of the gate layer 1605. The photoresist layer 1606 can be a positive photoresist layer or a negative photoresist layer, The present invention is not limited thereto.

步骤1506:如图20所示,使用半灰阶掩膜板1607对所述光刻胶层1606进行曝光,其中,所述半灰阶掩膜板1607包括第一区域1、第二区域2和第三区域3,且所述第一区域1和第二区域2的透光性能相反,所述第三区域3是半透光区域。Step 1506: As shown in FIG. 20 , use a half-grayscale mask 1607 to expose the photoresist layer 1606, wherein the half-grayscale mask 1607 includes a first region 1, a second region 2 and The third area 3, and the light transmission properties of the first area 1 and the second area 2 are opposite, and the third area 3 is a semi-transparent area.

当所述光刻胶层1606为正性光刻胶层时,所述半灰阶掩膜板1607的第一区域1是透光区域,第二区域2为不透光区域;当所述光刻胶层1606为负性光刻胶层时,所示半灰阶掩膜板1607的第一区域1是不透光区域,第二区域2为透光区域;本发明以所述光刻胶层1606为正性光刻胶层为例进行说明,但是对于负性光刻胶层的情况,本发明依然适用。When the photoresist layer 1606 is a positive photoresist layer, the first area 1 of the half-grayscale mask 1607 is a light-transmitting area, and the second area 2 is an opaque area; When the resist layer 1606 is a negative photoresist layer, the first region 1 of the shown half-grayscale mask 1607 is an opaque region, and the second region 2 is a light-transmitting region; the present invention uses the photoresist Layer 1606 is illustrated as an example of a positive tone photoresist layer, but the invention is still applicable to the case of a negative tone photoresist layer.

曝光完成后,对应半灰阶掩膜板1607透光区域的全部光刻胶层发生光化学反应,而对应半灰阶掩膜板1607半透光区域的光刻胶层,由于受光不如透光区域的充分,故,只有靠近半灰阶掩膜板1607的一定厚度的光刻胶层发生光化学反应。After the exposure is completed, photochemical reactions take place in all the photoresist layers corresponding to the light-transmitting area of the half-gray-scale mask 1607, while the photoresist layer corresponding to the semi-transparent area of the half-gray-scale mask 1607 receives less light than the light-transmitting area. Therefore, only the photoresist layer with a certain thickness close to the half-gray scale mask 1607 undergoes photochemical reaction.

步骤1507:如图21所示,显影去除半灰阶掩膜板1607的第一区域1对应的光刻胶层,并减薄半灰阶掩膜板1607的第三区域3对应的光刻胶层;Step 1507: As shown in FIG. 21 , develop and remove the photoresist layer corresponding to the first region 1 of the half-grayscale mask 1607, and thin the photoresist corresponding to the third region 3 of the half-grayscale mask 1607 layer;

显影去除在步骤1506中发生光化学反应的光刻胶,从而达到去除半灰阶掩膜板1607的透光区域1对应的光刻胶层,并减薄半灰阶掩膜板1607的半透光区域3对应的光刻胶层,同时,保留对应半灰阶掩膜板1607不透光区域2的光刻胶层。其中,在减薄对应半灰阶掩膜板1607的半透光区域3的光刻胶层时,所述减薄后的光刻胶层的厚度可以通过调节半灰阶掩膜板1607的半透光区域3的透光能力进行控制。Developing removes the photoresist that undergoes a photochemical reaction in step 1506, so as to remove the photoresist layer corresponding to the light-transmitting region 1 of the half-grayscale mask 1607 and reduce the semi-transmissiveness of the half-grayscale mask 1607 The photoresist layer corresponding to the area 3, meanwhile, the photoresist layer corresponding to the opaque area 2 of the half grayscale mask 1607 is reserved. Wherein, when thinning the photoresist layer corresponding to the semi-transparent region 3 of the half-grayscale mask 1607, the thickness of the thinned photoresist layer can be adjusted by half of the half-grayscale mask 1607. The light transmission ability of the light transmission area 3 is controlled.

步骤1508:如图22所示,去除半灰阶掩膜板1607的透光区域1对应的栅极层1605。Step 1508 : as shown in FIG. 22 , remove the gate layer 1605 corresponding to the light-transmitting region 1 of the half-gray scale mask 1607 .

由于此时去除的只是表面已没有光刻胶层保护栅极层1605,也即目标刻蚀材料单一,且无需刻蚀的部分存在光刻胶层,故优选采用湿法刻蚀去除对应半灰阶掩膜板1607的透光区域1的栅极层1605。如果采用干法刻蚀,需要考虑栅极层1605、透明电极层1604和光刻胶层1606的刻蚀选择比。Since only the photoresist layer is removed to protect the gate layer 1605 on the surface at this time, that is, the target etching material is single, and there is a photoresist layer in the part that does not need to be etched, so wet etching is preferably used to remove the corresponding half gray. The gate layer 1605 of the transparent region 1 of the step mask 1607 . If dry etching is used, the etching selectivity ratios of the gate layer 1605 , the transparent electrode layer 1604 and the photoresist layer 1606 need to be considered.

步骤1509:如图23所示,去除半灰阶掩膜板1607的透光区域1对应的透明电极层1604和半灰阶掩膜板的半透光区域3对应的光刻胶层,并减薄半灰阶掩膜板1607的不透光区域2对应的光刻胶层。Step 1509: As shown in FIG. 23 , remove the transparent electrode layer 1604 corresponding to the transparent region 1 of the half-grayscale mask 1607 and the photoresist layer corresponding to the semi-transparent region 3 of the half-grayscale mask, and subtract The photoresist layer corresponding to the opaque region 2 of the thin half-grayscale mask 1607 .

所述透明电极层1604的材料为氧化铟锡,所述光刻胶层的材料为感光树脂,由于氧化铟锡材料和感光树脂材料的分子活性相近,故此步骤优选采用等离子刻蚀,以通过一次刻蚀工艺就能完成此步骤。如步骤1507所述,结合干法刻蚀对光刻胶层和透明电极层的刻蚀速率,通过调整半灰阶掩膜板1607的半透光区域3的透光能力控制对应半透光区域3的光刻胶层的厚度,以保证干法刻蚀在刻蚀透明电极层的同时去除对应半透光区域3的光刻胶层。The material of the transparent electrode layer 1604 is indium tin oxide, and the material of the photoresist layer is a photosensitive resin. Since the molecular activity of the indium tin oxide material and the photosensitive resin material are similar, plasma etching is preferably used in this step, so as to pass through once An etching process can accomplish this step. As described in step 1507, in combination with the etching rate of the photoresist layer and the transparent electrode layer by dry etching, the corresponding semi-transparent area is controlled by adjusting the light-transmitting ability of the semi-transparent area 3 of the half-gray scale mask 1607 3 to ensure that the dry etching removes the photoresist layer corresponding to the semi-transparent region 3 while etching the transparent electrode layer.

需要说明的是,为了保证此步骤可以应用一次刻蚀工艺完成,可以在步骤1506使用半灰阶掩膜板1607进行曝光时,根据透明电极层1604的厚度和光刻胶层1606的厚度,调整半灰阶掩膜板1607的半透光区域3的透光率。或者,在步骤1505形成光刻胶层1606的过程中,根据透明电极层1604的厚度和半灰阶掩膜板1607的半透光区域3的透光率,调整光刻胶层1606的厚度。从而,保证实施等离子刻蚀可以在去除对应半灰阶掩膜板1607的透光区域1的透明电极层的同时,刚好刻蚀去除对应半透光区域3的光刻胶层。It should be noted that, in order to ensure that this step can be completed with one etching process, the thickness of the transparent electrode layer 1604 and the thickness of the photoresist layer 1606 can be adjusted according to the thickness of the transparent electrode layer 1604 and the thickness of the photoresist layer 1606 when using the half-gray-scale mask 1607 for exposure in step 1506. The light transmittance of the semi-transparent region 3 of the half-grayscale mask 1607 . Alternatively, during the formation of the photoresist layer 1606 in step 1505 , the thickness of the photoresist layer 1606 is adjusted according to the thickness of the transparent electrode layer 1604 and the light transmittance of the semi-transparent region 3 of the half-gray scale mask 1607 . Therefore, it is ensured that the implementation of plasma etching can just remove the photoresist layer corresponding to the semi-transparent region 3 while removing the transparent electrode layer corresponding to the transparent region 1 of the half-grayscale mask 1607 .

步骤1510:如图24所示,去除半灰阶掩膜板1607的第三区域3对应的栅极层1605。Step 1510 : as shown in FIG. 24 , remove the gate layer 1605 corresponding to the third region 3 of the half grayscale mask 1607 .

此步骤优选采用湿法刻蚀去除半灰阶掩膜板1607的半透光区域3对应的栅极层1605,如果采用干法刻蚀,需要考虑栅极层1605、透明电极层1604和光刻胶层1606的刻蚀选择比。In this step, wet etching is preferably used to remove the gate layer 1605 corresponding to the semi-transparent region 3 of the half-grayscale mask 1607. If dry etching is used, it is necessary to consider the gate layer 1605, transparent electrode layer 1604 and photolithography. The etch selectivity of the adhesive layer 1606.

步骤1511:如图25所示,去除半灰阶掩膜板1607的第二区域2对应的光刻胶层1606,形成透明电极1608和栅极1609。Step 1511 : as shown in FIG. 25 , remove the photoresist layer 1606 corresponding to the second region 2 of the half-gray scale mask 1607 to form a transparent electrode 1608 and a gate 1609 .

从步骤1504至步骤1511,总体使用了一次光刻工艺完成了薄膜晶体管的透明电极1608和栅极1609的制作。在此过程中,首先采用半灰阶掩膜板对光刻胶层进行曝光,保证对应半灰阶掩膜板半透光区域的光刻胶层依然具有保护作用的同时,其厚度小于对应半灰阶掩膜板不透光区域的光刻胶层的厚度。然后,在刻蚀去除对应半灰阶掩膜板透光区域的栅极层后,再使用一次刻蚀工艺同时去除对应半灰阶掩膜板透光区域的透明电极层和与对应半灰阶掩膜板半透光区域的光刻胶层。最后,在刻蚀除去对应半灰阶掩膜板半透光区域的栅极层,并脱膜。也即,整个过程只使用一次曝光就实现了栅极和透明电极两个结构的刻蚀,简化了薄膜晶体管的制作工艺。From step 1504 to step 1511, the transparent electrode 1608 and the gate 1609 of the thin film transistor are fabricated by a photolithography process. In this process, the photoresist layer is firstly exposed with a half-gray-scale mask to ensure that the photoresist layer in the semi-transparent area of the corresponding half-gray-scale mask still has a protective effect, and its thickness is smaller than the corresponding half-gray mask. The thickness of the photoresist layer in the opaque area of the grayscale mask. Then, after etching and removing the gate layer corresponding to the light-transmitting area of the half-grayscale mask, an etching process is used to simultaneously remove the transparent electrode layer corresponding to the light-transmitting area of the half-grayscale mask and the corresponding half-grayscale The photoresist layer in the semi-transparent area of the mask plate. Finally, the gate layer corresponding to the semi-transparent area of the half-gray-scale mask is removed by etching, and the film is stripped. That is to say, only one exposure is used in the whole process to realize the etching of the two structures of the gate electrode and the transparent electrode, which simplifies the manufacturing process of the thin film transistor.

需要说明的是,在上述制作过程中,所述栅极可以为单层结构,也可以为多层结构;所述透明电极可以作为通用电极,也可以作为像素电极。本实施例提供的方法对所述薄膜晶体管的栅极,透明电极等部分的具体材料和具体结构不做限定。It should be noted that, in the above manufacturing process, the gate can be a single-layer structure or a multi-layer structure; the transparent electrode can be used as a common electrode or a pixel electrode. The method provided in this embodiment does not limit the specific material and specific structure of the gate, transparent electrode and other parts of the thin film transistor.

步骤1512:如图26所示,在所述透明电极1608和栅极1609和绝缘层1603的表面形成钝化层1610,并在所述钝化层1610和绝缘层1603内形成过孔1611。Step 1512 : as shown in FIG. 26 , form a passivation layer 1610 on the surface of the transparent electrode 1608 , the gate 1609 and the insulating layer 1603 , and form a via hole 1611 in the passivation layer 1610 and the insulating layer 1603 .

在所述钝化层1610和绝缘层1603内形成过孔1611的方法优选采用一次光刻工艺,首先在平坦的钝化层1610的表面形成光刻胶层;然后进行曝光,去除对应过孔1611区域的钝化层和绝缘层1603,形成钝化层1610和绝缘层1603内的过孔1611,以使后续步骤的源极和漏极可以和硅岛1602表面接触。The method of forming the via hole 1611 in the passivation layer 1610 and the insulating layer 1603 preferably adopts a photolithography process, first forming a photoresist layer on the surface of the flat passivation layer 1610; then performing exposure to remove the corresponding via hole 1611 The passivation layer and the insulating layer 1603 in the region, form the via hole 1611 in the passivation layer 1610 and the insulating layer 1603 , so that the source and drain electrodes in the subsequent steps can be in contact with the surface of the silicon island 1602 .

步骤1513:如图27所示,在所述基板1601形成有钝化层1610的表面形成源极1612和漏极1613,所述源极1612通过所述钝化层1610和绝缘层1603内的过孔1611与所述硅岛1602的表面接触,所述漏极1613通过所述钝化层1610和绝缘层1603内的过孔1611与所述硅岛1602和所述透明电极1608接触,完成薄膜晶体管的制作。Step 1513: As shown in FIG. 27, a source electrode 1612 and a drain electrode 1613 are formed on the surface of the substrate 1601 where the passivation layer 1610 is formed, and the source electrode 1612 passes through the passivation layer 1610 and the passivation layer 1603. The hole 1611 is in contact with the surface of the silicon island 1602, and the drain 1613 is in contact with the silicon island 1602 and the transparent electrode 1608 through the passivation layer 1610 and the via hole 1611 in the insulating layer 1603, completing a thin film transistor production.

形成所述源极1612和漏极1613的方法优选采用一次光刻工艺形成。The method of forming the source electrode 1612 and the drain electrode 1613 is preferably formed by one photolithography process.

综上所述,本发明提供的薄膜晶体管的制作方法,只需应用四次光刻工艺就能完成,简化了薄膜晶体管的制作工艺,降低了薄膜晶体管的制作成本。In summary, the manufacturing method of the thin film transistor provided by the present invention can be completed only by applying four photolithography processes, which simplifies the manufacturing process of the thin film transistor and reduces the manufacturing cost of the thin film transistor.

实施例三Embodiment three

本实施提供了一种薄膜晶体管,如图27所示,所述薄膜晶体管是采用实施例二所述的制作方法制作的。此种薄膜晶体管的栅极和透明电极是采用一次光刻工艺完成了,故此种薄膜晶体管的整个制作过程只需应用四次光刻工艺,制作方法简单,成本低。This embodiment provides a thin film transistor, as shown in FIG. 27 , the thin film transistor is manufactured by using the manufacturing method described in the second embodiment. The gate and transparent electrode of this kind of thin film transistor are completed by one photolithography process, so the whole manufacturing process of this kind of thin film transistor only needs to use four photolithography processes, the manufacturing method is simple, and the cost is low.

以上所述实施例,仅是本发明的较佳实施例而已,并非对本发明作任何形式上的限制。The above-mentioned embodiments are only preferred embodiments of the present invention, and do not limit the present invention in any form.

虽然本发明已以较佳实施例披露如上,然而并非用以限定本发明。任何熟悉本领域的技术人员,在不脱离本发明技术方案范围情况下,都可利用上述揭示的方法和技术内容对本发明技术方案做出许多可能的变动和修饰,或修改为等同变化的等效实施例。因此,凡是未脱离本发明技术方案的内容,依据本发明的技术实质对以上实施例所做的任何简单修改、等同变化及修饰,均仍属于本发明技术方案保护的范围内。Although the present invention has been disclosed above with preferred embodiments, it is not intended to limit the present invention. Any person familiar with the art, without departing from the scope of the technical solution of the present invention, can use the methods and technical content disclosed above to make many possible changes and modifications to the technical solution of the present invention, or modify it into an equivalent of equivalent change Example. Therefore, any simple modifications, equivalent changes and modifications made to the above embodiments according to the technical essence of the present invention, which do not deviate from the technical solution of the present invention, still fall within the protection scope of the technical solution of the present invention.

Claims (10)

1. a photoetching process, is characterized in that, comprising:
There is provided a substrate, a surface of described substrate is formed with rete A and rete B, and wherein rete B is between described substrate and described rete A;
Photoresist layer is formed on described rete A surface;
Use half gray level mask plate to expose described photoresist layer, wherein, described half gray level mask plate comprises first area, second area and the 3rd region, and the light transmission of described first area and second area is contrary, and described 3rd region is semi-transparent region;
The photoresist layer that the first area of development removal half gray level mask plate is corresponding, and the photoresist layer that the 3rd region of thinning half gray level mask plate is corresponding;
Remove the rete A that the first area of half gray level mask plate is corresponding;
Remove the photoresist layer that the 3rd region of rete B corresponding to the first area of half gray level mask plate and half gray level mask plate is corresponding, and the photoresist layer that the second area of thinning half gray level mask plate is corresponding;
Remove the rete A that the 3rd region of half gray level mask plate is corresponding;
Remove the photoresist layer that the second area of half gray level mask plate is corresponding, complete photoetching.
2. a manufacture method for thin-film transistor, is characterized in that, adopts photoetching process as claimed in claim 1 to make grid and the transparency electrode of thin-film transistor, comprising:
One substrate is provided;
Silicon island is formed at described substrate surface;
The surface being formed with silicon island at described substrate forms insulating barrier, and described insulating barrier covers described substrate and described silicon island;
Form transparent electrode layer and grid layer on the surface of described insulating barrier, wherein, described transparent electrode layer is between described insulating barrier and described grid layer;
Photoresist layer is formed on described grid layer surface;
Use half gray level mask plate to expose described photoresist layer, wherein, described half gray level mask plate comprises first area, second area and the 3rd region, and the light transmission of described first area and second area is contrary, and described 3rd region is semi-transparent region;
The photoresist layer that the first area of development removal half gray level mask plate is corresponding, and the photoresist layer that the 3rd region of thinning half gray level mask plate is corresponding;
Remove the grid layer that the first area of half gray level mask plate is corresponding;
Remove the photoresist layer that the 3rd region of transparent electrode layer corresponding to the first area of half gray level mask plate and half gray level mask plate is corresponding, and the photoresist layer that the second area of thinning half gray level mask plate is corresponding;
Remove the grid layer that the 3rd region of half gray level mask plate is corresponding;
Remove the photoresist layer that the second area of half gray level mask plate is corresponding, form transparency electrode and grid;
Form passivation layer on the surface of described transparency electrode, grid and insulating barrier, and form via hole in described passivation layer and insulating barrier;
The surface being formed with passivation layer at described substrate forms source electrode and drain electrode, described source electrode is by the surface contact of the via hole in described passivation layer and insulating barrier and described silicon island, described drain electrode is contacted with described transparency electrode with described silicon island with the via hole in insulating barrier by described passivation layer, completes the making of thin-film transistor.
3. manufacture method according to claim 2, is characterized in that, when described photoresist layer is positive photoresist layer, the first area of described half gray level mask plate is transmission region, and second area is light tight region.
4. manufacture method according to claim 2, is characterized in that, when described photoresist layer is negative photo glue-line, the first area of described half gray level mask plate is light tight region, and second area is transmission region.
5. manufacture method according to claim 2, is characterized in that, the method removing grid layer corresponding to the first area of half gray level mask plate is wet etching.
6. manufacture method according to claim 2, it is characterized in that, remove the photoresist layer that the 3rd region of transparent electrode layer corresponding to the first area of half gray level mask plate and half gray level mask plate is corresponding, and the method for photoresist layer corresponding to the second area of thinning half gray level mask plate is dry etching.
7. manufacture method according to claim 2, is characterized in that, the method removing grid layer corresponding to the 3rd region of half gray level mask plate is wet etching.
8. manufacture method according to claim 2, is characterized in that, when described thin-film transistor is polycrystalline SiTFT, the method forming silicon island at described substrate surface comprises: form polysilicon layer at described substrate surface; Etch described polysilicon layer by photoetching process, form polysilicon island.
9. manufacture method according to claim 2, is characterized in that, when described thin-film transistor is polycrystalline SiTFT, the method forming silicon island at described substrate surface comprises: form amorphous silicon layer at described substrate surface; Etch described amorphous silicon layer by photoetching process, form amorphous silicon island; Amorphous silicon island described in laser treatment, makes described amorphous silicon island crystallization be polysilicon island.
10. the thin-film transistor that the manufacture method according to any one of claim 1-9 makes, it is characterized in that, the grid of described thin-film transistor and transparency electrode are completed by a photoetching, and described thin-film transistor is formed by four mask.
CN201310296765.XA 2013-07-15 2013-07-15 A kind of thin film transistor (TFT) and its manufacture method, photoetching process Active CN104300002B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310296765.XA CN104300002B (en) 2013-07-15 2013-07-15 A kind of thin film transistor (TFT) and its manufacture method, photoetching process

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310296765.XA CN104300002B (en) 2013-07-15 2013-07-15 A kind of thin film transistor (TFT) and its manufacture method, photoetching process

Publications (2)

Publication Number Publication Date
CN104300002A true CN104300002A (en) 2015-01-21
CN104300002B CN104300002B (en) 2017-05-31

Family

ID=52319662

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310296765.XA Active CN104300002B (en) 2013-07-15 2013-07-15 A kind of thin film transistor (TFT) and its manufacture method, photoetching process

Country Status (1)

Country Link
CN (1) CN104300002B (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104952934A (en) * 2015-06-25 2015-09-30 京东方科技集团股份有限公司 Thin film transistor, manufacturing method, array substrate and display panel
WO2017059722A1 (en) * 2015-10-10 2017-04-13 京东方科技集团股份有限公司 Array substrate and method for manufacturing same, display device, and mask plate
CN109119428A (en) * 2018-07-18 2019-01-01 深圳市华星光电技术有限公司 The production method of TFT substrate

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050219433A1 (en) * 2004-04-01 2005-10-06 Oh Kwang S Liquid crystal display device and method for fabricating the same
CN1945389A (en) * 2006-11-01 2007-04-11 友达光电股份有限公司 Liquid crystal display structure and manufacturing method thereof
CN102315167A (en) * 2011-09-07 2012-01-11 信利半导体有限公司 Wide visual angle LCD array substrate manufacturing method
CN102683354A (en) * 2012-03-22 2012-09-19 京东方科技集团股份有限公司 Top grid type N-TFT (thin film transistor), array substrate, preparation method of array substrate, and display device
CN103337522A (en) * 2013-06-17 2013-10-02 南京中电熊猫液晶显示科技有限公司 Metal oxide thin film transistor array substrate and manufacturing method thereof

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050219433A1 (en) * 2004-04-01 2005-10-06 Oh Kwang S Liquid crystal display device and method for fabricating the same
CN1945389A (en) * 2006-11-01 2007-04-11 友达光电股份有限公司 Liquid crystal display structure and manufacturing method thereof
CN102315167A (en) * 2011-09-07 2012-01-11 信利半导体有限公司 Wide visual angle LCD array substrate manufacturing method
CN102683354A (en) * 2012-03-22 2012-09-19 京东方科技集团股份有限公司 Top grid type N-TFT (thin film transistor), array substrate, preparation method of array substrate, and display device
CN103337522A (en) * 2013-06-17 2013-10-02 南京中电熊猫液晶显示科技有限公司 Metal oxide thin film transistor array substrate and manufacturing method thereof

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104952934A (en) * 2015-06-25 2015-09-30 京东方科技集团股份有限公司 Thin film transistor, manufacturing method, array substrate and display panel
CN104952934B (en) * 2015-06-25 2018-05-01 京东方科技集团股份有限公司 Thin film transistor (TFT) and manufacture method, array base palte, display panel
WO2017059722A1 (en) * 2015-10-10 2017-04-13 京东方科技集团股份有限公司 Array substrate and method for manufacturing same, display device, and mask plate
US10283536B2 (en) 2015-10-10 2019-05-07 Boe Technology Group Co., Ltd. Array substrate, method for manufacturing the same, display device and mask plate
CN109119428A (en) * 2018-07-18 2019-01-01 深圳市华星光电技术有限公司 The production method of TFT substrate
CN109119428B (en) * 2018-07-18 2020-07-28 深圳市华星光电技术有限公司 Manufacturing method of TFT substrate

Also Published As

Publication number Publication date
CN104300002B (en) 2017-05-31

Similar Documents

Publication Publication Date Title
CN103855087B (en) A kind of array base palte and preparation method thereof, display unit
TWI553837B (en) Method of making a display panel
CN102148259B (en) Thin film transistor, array substrate and manufacturing methods thereof and liquid crystal display
CN104062794B (en) Mask plate and ultraviolet mask plate, the manufacture method of array base palte
CN102945854B (en) Array substrate and manufacturing method of fan-out leads on array substrate and display device
CN102779783B (en) Pixel structure, as well as manufacturing method and display device thereof
WO2020073474A1 (en) Method for manufacturing tft array substrate
JP6261747B2 (en) Method for manufacturing thin film transistor array substrate
CN106653774B (en) Array substrate, manufacturing method thereof, mask plate, and display device
CN103117248B (en) Array substrate and manufacture method thereof and display device
CN105655289B (en) Array substrate, method for making the same, and display device
CN106298646B (en) The production method of TFT substrate
CN102651322A (en) Thin film transistor and manufacturing method thereof, array substrate and display device
WO2014015628A1 (en) Array substrate, method for manufacturing same, and display device
CN100511653C (en) Thin-film transistor and method for producing display element using the same
US20150014692A1 (en) Array Substrate, Manufacturing Method Thereof, And Display Device
CN103117224A (en) Manufacturing method of thin film transistor and array substrate
CN102800629A (en) Manufacturing method of organic thin-film transistor array substrate
CN104300002B (en) A kind of thin film transistor (TFT) and its manufacture method, photoetching process
CN103560088B (en) The manufacture method of array base palte
CN104576526B (en) A kind of array substrate and preparation method thereof and display device
WO2020093442A1 (en) Method for manufacturing array substrate, and array substrate
CN102655116B (en) Manufacturing method for array substrate
CN108711548B (en) Metal oxide thin film transistor, manufacturing method thereof and display
TWI396916B (en) Thin film transistor array substrate manufacturing method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant