CN104009757A - CDR phase discriminator system - Google Patents
CDR phase discriminator system Download PDFInfo
- Publication number
- CN104009757A CN104009757A CN201410229384.4A CN201410229384A CN104009757A CN 104009757 A CN104009757 A CN 104009757A CN 201410229384 A CN201410229384 A CN 201410229384A CN 104009757 A CN104009757 A CN 104009757A
- Authority
- CN
- China
- Prior art keywords
- trigger
- clock
- phase
- input
- sampling
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000005070 sampling Methods 0.000 claims abstract description 86
- 102100038026 DNA fragmentation factor subunit alpha Human genes 0.000 description 22
- 102100038023 DNA fragmentation factor subunit beta Human genes 0.000 description 22
- 101100277639 Homo sapiens DFFB gene Proteins 0.000 description 22
- 101000950906 Homo sapiens DNA fragmentation factor subunit alpha Proteins 0.000 description 22
- 101100003180 Colletotrichum lindemuthianum ATG1 gene Proteins 0.000 description 6
- 101100113692 Caenorhabditis elegans clk-2 gene Proteins 0.000 description 5
- 238000012432 intermediate storage Methods 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- 230000009897 systematic effect Effects 0.000 description 2
- 230000001186 cumulative effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000009123 feedback regulation Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
The invention discloses a CDR phase discriminator system which comprises four or more groups of phase discriminating devices and two OR gates, wherein each group of phase discriminating devices comprise a phase discriminator, a first trigger and a second trigger. Sampling information acquired at three continuous phase position time points of sampling clocks is input into the phase discriminators which perform contrastive analysis on the input sampling information, and first output ends and second output ends of the phase discriminators connected with input ends of the first triggers and the second triggers respectively. One first system clock and the clock with a phase different from the current sampling clock are input into clock control ends of the first triggers and the second triggers, and another first system clock and the clock with the phase different from the current sampling clock are input into clock enabling ends of the first triggers and the second triggers. The first triggers of the groups of phase discriminating devices are connected with the input end of one OR gate, and the second triggers of the groups of phase discriminating devices are connected with the input end of the other OR gate. By means of the CDR phase discriminator system, system delay is reduced, shake of the CDR phase discriminator system is reduced, and judgment accuracy is improved.
Description
Technical field
The present invention relates to semiconductor integrated circuit field, relate more specifically to a kind of CDR phase discriminator system.
Background technology
Please refer to Fig. 1 and Fig. 2, traditional CDR phase discriminator system as shown in Figure 2, comprise data simultaneous module and phase discriminator module, data simultaneous module obtains the data (as the S1 in Fig. 1, S2, S3, S4) of input information (D1, D2, D3, D4) in out of phase time point (clk0-clk7) sampling of system clock clk is synchronously exported; Wherein, the phase place of clk1-clk7 has postponed successively one with respect to system clock clk and has postponed unit, and the relative clk of phase place of clk0 does not postpone; The concrete time of this delay unit is determined by the length of data, referring to Fig. 1, in the time that this delay unit is set, clk0, clk2, clk4, clk6 sample in the centre position of corresponding data, and clk1, clk3, clk5, clk7 sample in Data flipping position; Phase discriminator module judges that sampling clock (clk0-clk7) is with respect to data (S1, S2, S3, S4) lead-lag, send judgement information to CDR with feedback regulation clock data relative position.
Please combination is with reference to figure 3 again, and Fig. 3 is the structured flowchart of phase discriminator module in prior art.As shown in the figure, information D1, D2, D3, D4 that sampling obtains, input respectively four phase discriminators, and each phase discriminator is used along sampled value and adjacent data sampled value and compared to adjudicate sampling along lead-lag.Above-mentioned have 4 phase over-samplings, thus have 4 available along information, use 4 parts of same circuits to judge respectively, as shown in Figure 3.Information after phase discriminator judgement input summer 1, adder 2 respectively, adder 1 is added phase discriminator 1 and the phase demodulation information of phase discriminator 2, and adder 2 is added phase discriminator 3 and the phase demodulation information of phase discriminator 4; Trigger 1 carries out intermediate storage to ensure timing closure to adder 1 addition result, and trigger 2 stores to ensure timing closure to adder 2 addition result; The phase demodulation information sum that adder 3 is exported trigger 1 and trigger 2 is added again; Trigger 3 carries out intermediate storage to ensure timing closure to adder 3 addition result; Majority vote/ballot device does most ballot judgements to phase discriminator 1, phase discriminator 2, phase discriminator 3, phase discriminator 4 sums, judgement current data clock phase relativeness; Finally export two court verdict out1, out2 by trigger 4.
In CDR phase discriminator system, phase information is adjudicated and is effectively fed back to the new phase change time of control circuit control and be called system delay.The size of system delay value has directly determined CDR phase discriminator system effect bandwidth, this value is larger, adjudicate from phase information that effectively to feed back to time of the new phase change of control circuit control longer, the phase information cumulative amount of mistake is also larger, and it is also more and more far away that sampling phase point departs from ideal point.In the CDR of prior art phase discriminator system, data simultaneous module need to be used 1.5 cycle T (T=4*UI, UI was 4 phase over-sampling cycles) data are synchronous, in the phase discriminator module of cascade, use 3 grades of triggers (trigger 1,2, trigger 3, trigger 4), every one-level trigger need to use 1T to incite somebody to action result before this and do majority vote; Thereby the system delay that whole system is introduced is altogether 1.5T+3T=4.5T.So large system delay will be introduced larger CDR thrashing, and the court verdict error of CDR phase discriminator system is increased.
Therefore, be necessary to provide a kind of improved CDR phase discriminator system to overcome above-mentioned defect.
Summary of the invention
The object of this invention is to provide a kind of CDR phase discriminator system, CDR phase discriminator system of the present invention has reduced system delay, has reduced the shake of CDR phase discriminator system, has improved judgement precision.
For achieving the above object, the invention provides a kind of CDR phase discriminator system, comprise sampler, system clock postpones to form sampling clock to its phase place, described sampler is sampled to the data message of input at the different phase time point of sampling clock, wherein, described CDR phase discriminator system also comprise at least four group phase demodulation equipment and two or, described in every group, phase demodulation equipment comprises phase discriminator, the first trigger and the second trigger, the sample information obtaining in the sampling of three continuous phase time points of sampling clock is inputted phase discriminator described in each by sampler, described phase discriminator is analyzed the sample information of input, and described in each, phase discriminator has two outputs, the first output of described phase discriminator is connected with the input of described the first trigger, the second output of described phase discriminator is connected with the input of described the second trigger, the different clock of system clock one and the phase place of current sampling clock is inputted respectively the clock control end of described the first trigger and the second trigger, and the different clock of phase place of system clock another and current sampling clock is inputted respectively the Enable Pin of described the first trigger and the second trigger, the output of described first trigger of every group of phase demodulation equipment all with described in one or door input is connected, the output of described second trigger of every group of phase demodulation equipment all with described in another or input be connected.
Preferably, described sampling clock is that system clock postpones the clock of 0-N delay after unit, and the length of each delay unit is the half of input data information length, and N is positive integer.
Preferably, input three sample information of each described phase discriminator, first sample information is the sample information that sampling previous data message centre position obtains, second sample information is the sample information that the previous data message of sampling and a rear data message upturned position obtain, the 3rd sample information is the sample information that the rear data message centre position of sampling obtains, and this two data message is two adjacent data messages.
Preferably, input the clock of the first trigger and the second trigger described in each and be the sampling clock in sampled data information centre position.
Preferably, described phase demodulation equipment is four groups, the sampling clock of the first trigger of described first group of phase demodulation equipment and the input of the clock control end of the second trigger is the system clock that has postponed 6 delay units, and the sampling clock of the first trigger of described first group of phase demodulation equipment and the input of the Enable Pin of the second trigger is the system clock that has postponed 4 delay units; The sampling clock of the first trigger of described second group of phase demodulation equipment and the input of the clock control end of the second trigger is the system clock that has postponed 0 delay unit, and the clock of the first trigger of described second group of phase demodulation equipment and the input of the Enable Pin of the second trigger is the system clock that has postponed 6 delay units; The sampling clock of the first trigger of described the 3rd group of phase demodulation equipment and the input of the clock control end of the second trigger is the system clock that has postponed 2 delay units, and the sampling clock of the first trigger of described the 3rd group of phase demodulation equipment and the input of the Enable Pin of the second trigger is the system clock that has postponed 0 delay unit; The sampling clock of the first trigger of described the 4th group of phase demodulation equipment and the input of the clock control end of the second trigger is the system clock that has postponed 4 delay units, and the sampling clock of the first trigger of described the 4th group of phase demodulation equipment and the input of the clock control end of the second trigger is the system clock that has postponed 2 delay units.
Compared with prior art, CDR phase discriminator system of the present invention is only used one-level phase discriminator equipment to complete phase discrimination function, and only includes one-level trigger in described phase discriminator equipment, and the system delay of generation is 0.5T, reduce the shake of CDR phase discriminator system, improved judgement precision
By following description also by reference to the accompanying drawings, it is more clear that the present invention will become, and these accompanying drawings are used for explaining the present invention.
Brief description of the drawings
Fig. 1 is the sequential chart of the CDR phase demodulation systematic sampling of prior art.
Fig. 2 is the structured flowchart of the CDR phase demodulation system of prior art.
Fig. 3 is the structured flowchart of the phase discriminator module of the CDR phase demodulation system of prior art.
Fig. 4 is the sequential chart of CDR phase demodulation systematic sampling of the present invention.
Fig. 5 is the structured flowchart of CDR phase demodulation system of the present invention.
Embodiment
With reference now to accompanying drawing, describe embodiments of the invention, in accompanying drawing, similarly element numbers represents similar element.As mentioned above, the invention provides a kind of CDR phase discriminator system, CDR phase discriminator system of the present invention has reduced system delay, has reduced the shake of CDR phase discriminator system, has improved judgement precision.
Incorporated by reference to reference to figure 4 and Fig. 5, CDR phase discriminator system of the present invention comprises: sampler (not shown), at least four group phase demodulation equipment and two or (OR1, OR2).System clock clk postpones to form sampling clock to its phase place, and described sampler is at sampling clock different phase time point (clk0, clk1, clk2, clk3, clk4, clk5, clk6, clk7 ...) the data message data of input is sampled.Described in every group, phase demodulation equipment comprises phase discriminator PHDJDG, the first trigger DFF1 and the second trigger DFF2, sampler is by the sample information (M0, M1, M2, M3, M4, M5, the M6 that obtain in three continuous phase time point samplings of sampling clock ...) inputting phase discriminator PHDJDG described in each, described phase discriminator PHDJDG is analyzed the sample information of input; And described in each, phase discriminator PHDJDG has two outputs, the first output up of described phase discriminator PHDJDG is connected with the input of described the first trigger DFF1, and the second output dn of described phase discriminator PHDJDG is connected with the input of described the second trigger DFF2; Thereby described phase discriminator PHDJDG inputs to described the first trigger DFF1 and the second trigger DFF2 by its court verdict by its two output.The different clock of system clock one and the phase place of current sampling clock is inputted respectively the clock control end of described the first trigger DFF1 and the second trigger DFF2, and the different clock of phase place of system clock another and current sampling clock is inputted respectively the Enable Pin of described the first trigger DFF1 and the second trigger DFF2; Thereby in the time that two sampling clocks of described the first trigger DFF1 of input and the second trigger DFF2 are rising edge, described the first trigger DFF1 and the second trigger DFF2 export the court verdict of described phase discriminator PHDJDG.The output of the described first trigger DFF1 of every group of phase demodulation equipment all with described in one or the input of door OR1 is connected, the output of the described second trigger DFF2 of every group of phase demodulation equipment all with described in another or the input of OR2 be connected; Thereby arbitrary sample information all can be exported court verdict by described or door OR1, OR2 by described phase discriminator PHDJDG judgement for lead-lag, carry out subsequent adjustment to facilitate.Wherein, described sampling clock is that system clock clk postpones the clock of 0-N delay after unit, and the length of each delay unit is the half of input data information length, and N is positive integer, and the value of N can according to how many concrete settings of sampled data information data, the phase place of sampling clock clk1-clk7 has postponed successively one with respect to system clock clk and has postponed unit, the relative clk of phase place of clk0 does not postpone, specifically as shown in Figure 4, in the time that described delay unit is set, sampling clock clk0, clk2, clk4, clk6 is at corresponding data information (S1, S2, S3, S4 ...) centre position sample, and clk1, clk3, clk5, clk7 is at data message (S1, S2, S3, S4 ...) upturned position samples, thereby can be specifically set according to the length of input data information data the time of delay that postpones unit.As shown in Figures 4 and 5, described sampler is at the different phase time point (clk0 of sampling clock, clk1, clk2, clk3, clk4, clk5, clk6, clk7 ...) sampling obtain data message (M0, M1, M2, M3, M4, M5, M6 ...) in the preferred embodiment of the present invention, input three sample information of each described phase discriminator PHDJDG, first sample information is the sample information (M0 that sampling previous data message centre position obtains, M2, M4, M6 ... in one), second sample information is the sample information (M1 that the previous data message of sampling and a rear data message upturned position obtain, M3, M5, M7 ... in one), the 3rd sample information is the sample information (M0 that the rear data message centre position of sampling obtains, M2, M4, M6 ... in one), and this two data message is two adjacent data messages.In addition, inputting the clock of the first trigger DFF1 and the second trigger DFF2 described in each and be the sampling clock in sampled data information centre position, for example, is sampling clock (clk0, clk2, clk4, clk6 ...) in two.
Particularly, with reference to figure 5, a specific embodiment of the present invention is described.Clock clk0 compares system clock clk and has postponed 0 delay unit, and the centre position of clock clk0 sampled data information S1, obtains the information M0 after sampling; Sampling clock clk1 compares system clock clk and has postponed 1 and postpone unit, and clock clk1 sampled data information S1 turn to the upturned position of data message S2, obtains the information M1 after sampling; The rest may be inferred, and sampling clock clkN compares system clock clk and postponed N delay unit, obtains sample information MN; And as shown in Figure 4, in the time that N is even numbers, the centre position of sampling clock clkN sampled data information, in the time that N is odd number, the upturned position of sampling clock clkN sampled data information.The sample information M0-MN obtaining three continuous phase time point samplings is inputted described phase discriminator PHDJDG by sampler, be specially in Fig. 5, input first group of phase discriminator equipment phase discriminator PHDJDG be sample information M0, M1, M2, and sample information M0 is the sample information that sampled data information S1 centre position obtains, sample information M1 is the sample information that sampled data information S1 and data message S2 upturned position obtain, and sample information M2 is the sample information that sampled data information S2 centre position obtains; Described phase discriminator PHDJDG adjudicates sample information M0, M1, the M2 of input, and by two output up, dn output court verdict, wherein, the court verdict of described phase discriminator PHDJDG is as shown in table 1:
Table 1
The input of two output up of described phase discriminator PHDJDG, dn respectively with the first trigger DFF1 and the second trigger DFF2 is connected, thereby its court verdict is inputted respectively two triggers by described phase discriminator PHDJDG; Input the Enable Pin of the first trigger DFF1 and the second trigger DFF2 with the sampling clock clk4 of sampling described data message S1 and S2 out of phase, input the clock control end of the first trigger DFF1 and the second trigger DFF2 with the sampling clock clk6 of sampling described data message S1 and S2 out of phase, thereby in the time that the rising edge of sampling clock clk4 and clk6 arrives, the output up1 of described the first trigger DFF1 and the second trigger DFF2 and dn1 are by the two court verdict outputs of described phase discriminator PHDJDG.The processing procedure of the sample information of four groups of phase discriminator equipment of described second group of phase discriminator equipment to the to input all arranges with above-mentioned first group of phase discriminator, difference is only, the sampling clock of the first trigger DFF1 of described first group of phase demodulation equipment and the input of the clock control end of the second trigger DFF2 is the system clock that has postponed 6 delay units, and the sampling clock of the first trigger DFF1 of described first group of phase demodulation equipment and the input of the Enable Pin of the second trigger DFF2 is the system clock that has postponed 4 delay units; The sampling clock of the first trigger DFF1 of described second group of phase demodulation equipment and the input of the clock control end of the second trigger DFF2 is the system clock that has postponed 0 delay unit, and the clock of the first trigger DFF1 of described second group of phase demodulation equipment and the input of the Enable Pin of the second trigger DFF2 is the system clock that has postponed 6 delay units; The sampling clock of the first trigger DFF1 of described the 3rd group of phase demodulation equipment and the input of the clock control end of the second trigger DFF2 is the system clock that has postponed 2 delay units, and the sampling clock of the first trigger DFF1 of described the 3rd group of phase demodulation equipment and the input of the Enable Pin of the second trigger DFF2 is the system clock that has postponed 0 delay unit; The sampling clock of the first trigger DFF1 of described the 4th group of phase demodulation equipment and the input of the clock control end of the second trigger DFF2 is the system clock that has postponed 4 delay units, and the sampling clock of the first trigger DFF1 of described the 4th group of phase demodulation equipment and the input of the clock control end of the second trigger DFF2 is the system clock that has postponed 2 delay units; As shown in Figure 5, do not repeat them here.Described in every group, the output of the first trigger DFF1 of phase discriminator equipment is connected with input described or door OR1, and up1-up4 inputs described or door OR1; Described in every group, the output of the second trigger DFF2 of phase discriminator equipment is connected with input described or door OR2, and dn1-dn4 inputs described or door OR2; Thereby arbitrary sample information all can be exported court verdict by described or door OR1, OR2 by described phase discriminator judgement for lead-lag, carry out subsequent adjustment to facilitate.
In conjunction with most preferred embodiment, invention has been described above, but the present invention is not limited to the embodiment of above announcement, and should contain the various amendments of carrying out according to essence of the present invention, equivalent combinations.
Claims (5)
1. a CDR phase discriminator system, comprise sampler, system clock postpones to form sampling clock to its phase place, described sampler is sampled to the data message of input at the different phase time point of sampling clock, it is characterized in that, also comprise at least four group phase demodulation equipment and two or, described in every group, phase demodulation equipment comprises phase discriminator, the first trigger and the second trigger, the sample information obtaining in the sampling of three continuous phase time points of sampling clock is inputted phase discriminator described in each by sampler, described phase discriminator is analyzed the sample information of input, and described in each, phase discriminator has two outputs, the first output of described phase discriminator is connected with the input of described the first trigger, the second output of described phase discriminator is connected with the input of described the second trigger, the different clock of system clock one and the phase place of current sampling clock is inputted respectively the clock control end of described the first trigger and the second trigger, and the different clock of phase place of system clock another and current sampling clock is inputted respectively the Enable Pin of described the first trigger and the second trigger, the output of described first trigger of every group of phase demodulation equipment all with described in one or door input is connected, the output of described second trigger of every group of phase demodulation equipment all with described in another or input be connected.
2. CDR phase discriminator system as claimed in claim 1, is characterized in that, described sampling clock is that system clock postpones the clock of 0-N delay after unit, and the length of each delay unit is the half of input data information length, and N is positive integer.
3. CDR phase discriminator system as claimed in claim 2, it is characterized in that, input three sample information of each described phase discriminator, first sample information is the sample information that sampling previous data message centre position obtains, second sample information is the sample information that the previous data message of sampling and a rear data message upturned position obtain, the 3rd sample information is the sample information that the rear data message centre position of sampling obtains, and this two data message is two adjacent data messages.
4. CDR phase discriminator system as claimed in claim 1, is characterized in that, inputs the clock of the first trigger and the second trigger described in each and be the sampling clock in sampled data information centre position.
5. CDR phase discriminator system as claimed in claim 1, it is characterized in that, described phase demodulation equipment is four groups, the sampling clock of the first trigger of described first group of phase demodulation equipment and the input of the clock control end of the second trigger is the system clock that has postponed 6 delay units, and the sampling clock of the first trigger of described first group of phase demodulation equipment and the input of the Enable Pin of the second trigger is the system clock that has postponed 4 delay units; The sampling clock of the first trigger of described second group of phase demodulation equipment and the input of the clock control end of the second trigger is the system clock that has postponed 0 delay unit, and the clock of the first trigger of described second group of phase demodulation equipment and the input of the Enable Pin of the second trigger is the system clock that has postponed 6 delay units; The sampling clock of the first trigger of described the 3rd group of phase demodulation equipment and the input of the clock control end of the second trigger is the system clock that has postponed 2 delay units, and the sampling clock of the first trigger of described the 3rd group of phase demodulation equipment and the input of the Enable Pin of the second trigger is the system clock that has postponed 0 delay unit; The sampling clock of the first trigger of described the 4th group of phase demodulation equipment and the input of the clock control end of the second trigger is the system clock that has postponed 4 delay units, and the sampling clock of the first trigger of described the 4th group of phase demodulation equipment and the input of the clock control end of the second trigger is the system clock that has postponed 2 delay units.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410229384.4A CN104009757A (en) | 2014-05-27 | 2014-05-27 | CDR phase discriminator system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410229384.4A CN104009757A (en) | 2014-05-27 | 2014-05-27 | CDR phase discriminator system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN104009757A true CN104009757A (en) | 2014-08-27 |
Family
ID=51370270
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410229384.4A Pending CN104009757A (en) | 2014-05-27 | 2014-05-27 | CDR phase discriminator system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104009757A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111082803A (en) * | 2019-12-25 | 2020-04-28 | 重庆大学 | A High-speed and Low-Power Majority Arbitration Circuit for Clock Data Reset Circuit |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040091073A1 (en) * | 2002-11-04 | 2004-05-13 | Sterling Smith | Data recovery circuit, phase detection circuit and method for detecting and correcting phase conditions |
| CN1633027A (en) * | 2003-12-22 | 2005-06-29 | 上海贝岭股份有限公司 | A frequency and phase discriminator circuit with effective double frequency error-locking suppression |
| KR20060059530A (en) * | 2004-11-29 | 2006-06-02 | 인하대학교 산학협력단 | Clock / Data Recovery Circuit Using 4x Oversampling Phase Detector and Its Control Method |
| CN102931982A (en) * | 2012-11-22 | 2013-02-13 | 清华大学深圳研究生院 | Clock phase judgment circuit and judgment method in high-speed clock data recovery circuit |
| CN203896333U (en) * | 2014-05-27 | 2014-10-22 | 四川和芯微电子股份有限公司 | CDR phase discriminator system |
-
2014
- 2014-05-27 CN CN201410229384.4A patent/CN104009757A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040091073A1 (en) * | 2002-11-04 | 2004-05-13 | Sterling Smith | Data recovery circuit, phase detection circuit and method for detecting and correcting phase conditions |
| CN1633027A (en) * | 2003-12-22 | 2005-06-29 | 上海贝岭股份有限公司 | A frequency and phase discriminator circuit with effective double frequency error-locking suppression |
| KR20060059530A (en) * | 2004-11-29 | 2006-06-02 | 인하대학교 산학협력단 | Clock / Data Recovery Circuit Using 4x Oversampling Phase Detector and Its Control Method |
| CN102931982A (en) * | 2012-11-22 | 2013-02-13 | 清华大学深圳研究生院 | Clock phase judgment circuit and judgment method in high-speed clock data recovery circuit |
| CN203896333U (en) * | 2014-05-27 | 2014-10-22 | 四川和芯微电子股份有限公司 | CDR phase discriminator system |
Non-Patent Citations (1)
| Title |
|---|
| M. RAMEZANI,ET AL.: "Jitter analysis of a PLL-based CDR with a bang-bang phase detector", 《CIRCUITS AND SYSTEMS, 2002. MWSCAS-2002》 * |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111082803A (en) * | 2019-12-25 | 2020-04-28 | 重庆大学 | A High-speed and Low-Power Majority Arbitration Circuit for Clock Data Reset Circuit |
| CN111082803B (en) * | 2019-12-25 | 2023-08-04 | 重庆大学 | A High Speed Low Power Consumption Majority Arbitration Circuit for Clock Data Reset Circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI622270B (en) | Scheme for balancing skew between lanes of high-speed serial digital interface | |
| TWI474701B (en) | A clock recovery circuit and a parallel output circuit | |
| US8942333B2 (en) | Apparatus and methods for clock alignment for high speed interfaces | |
| CN103493379B (en) | Techniques for reducing duty cycle distortion in periodic signals | |
| CN210168032U (en) | System for aligning sampling instances of a high data rate clock and data recovery deserializer | |
| CN103248341A (en) | Skew detection and skew elimination regulation circuit for on-chip clock system of VLSI (very large scale integrated circuit) | |
| CN106897238B (en) | Data processing device and method | |
| CN104535918B (en) | A kind of cross clock domain lock unit internal constant test circuit and method | |
| CN103558753B (en) | A kind of high-resolution clock detection method and device | |
| CN107306178B (en) | Clock data recovery device and method | |
| TWI654854B (en) | Eye generator | |
| CN107872221A (en) | An all-phase digital delay-locked loop device and working method | |
| CN109143907A (en) | synchronous sampling system and automatic phase selection method | |
| CN203896333U (en) | CDR phase discriminator system | |
| CN104009757A (en) | CDR phase discriminator system | |
| CN104579295A (en) | Clock dynamic switching circuit and method | |
| US9319050B1 (en) | Multiple synchronizable signal generators using a single field programmable gate array | |
| CN112764363A (en) | Multi-channel delay control circuit | |
| CN101192820B (en) | A delay module and its open loop control device and method | |
| US7716514B2 (en) | Dynamic clock phase alignment between independent clock domains | |
| CN107943205B (en) | Circuit and method for calculating clock period by using delay chain in DDR (double data rate) comprehensive physical layer | |
| JP5273149B2 (en) | Digital phase comparator and method | |
| Yao | Time to Digital Converter used in ALL digital PLL | |
| CN103248343A (en) | Edge selection techniques for correcting clock duty cycle | |
| US9136850B2 (en) | Phase aligner with short lock time |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20140827 |
|
| WD01 | Invention patent application deemed withdrawn after publication |