CH421185A - Logical network for processing two-phase incremental signal sequences - Google Patents
Logical network for processing two-phase incremental signal sequencesInfo
- Publication number
- CH421185A CH421185A CH1041763A CH1041763A CH421185A CH 421185 A CH421185 A CH 421185A CH 1041763 A CH1041763 A CH 1041763A CH 1041763 A CH1041763 A CH 1041763A CH 421185 A CH421185 A CH 421185A
- Authority
- CH
- Switzerland
- Prior art keywords
- processing
- signal sequences
- logical network
- incremental signal
- phase incremental
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
- H03K5/26—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being duration, interval, position, frequency, or sequence
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Pure & Applied Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Nonlinear Science (AREA)
- Mathematical Optimization (AREA)
- Computer Hardware Design (AREA)
- Mathematical Physics (AREA)
Priority Applications (23)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| NL292259D NL292259A (en) | 1962-05-04 | ||
| NL124051D NL124051C (en) | 1962-05-04 | ||
| BE631718D BE631718A (en) | 1962-05-04 | ||
| GB16138/63A GB1005054A (en) | 1962-05-04 | 1963-04-24 | Improvements in and relating to electric counting arrangements |
| FR933390A FR1360026A (en) | 1962-05-04 | 1963-05-02 | Counting system for signals with specific characteristics |
| CH1041763A CH421185A (en) | 1963-08-23 | 1963-08-23 | Logical network for processing two-phase incremental signal sequences |
| GB5023/64A GB1029011A (en) | 1962-05-04 | 1964-02-06 | Improvements in and relating to increment adding means |
| DEC33411A DE1206179B (en) | 1962-05-04 | 1964-07-15 | Incremental adder |
| NL6408340A NL6408340A (en) | 1962-05-04 | 1964-07-21 | |
| FR985093A FR1404247A (en) | 1962-05-04 | 1964-08-13 | Increment adder |
| SE10080/64A SE316034B (en) | 1962-05-04 | 1964-08-21 | |
| US392998A US3408484A (en) | 1962-05-04 | 1964-08-24 | Arrangement for counting signals of specific significance |
| DEC37260A DE1263085B (en) | 1962-05-04 | 1965-10-27 | Forward-backward counter for two-phase binary signal sequences with DC-coupled reduction stages |
| GB48364/65A GB1094389A (en) | 1962-05-04 | 1965-11-15 | Improvements in and relating to reversible counting mechanisms for two-phase series of binary signals |
| NL6515016A NL6515016A (en) | 1962-05-04 | 1965-11-18 | |
| SE15366/65A SE330039B (en) | 1962-05-04 | 1965-11-29 | |
| FR46897A FR1519525A (en) | 1962-05-04 | 1966-01-22 | Progressive and retrograde counter of binary and two-phase signals |
| BE676183D BE676183A (en) | 1962-05-04 | 1966-02-08 | |
| CH1255966A CH441438A (en) | 1962-05-04 | 1966-08-30 | Forward-backward counter |
| GB38620/67A GB1198144A (en) | 1962-05-04 | 1967-08-22 | Improvements in and relating to Reversible Counting Mechanisms |
| SE11777/67A SE339244B (en) | 1962-05-04 | 1967-08-23 | |
| DEC43212A DE1280311B (en) | 1962-05-04 | 1967-08-29 | Forward-backward counter for two-phase electronic binary signal pulse trains |
| US856225*A US3577085A (en) | 1962-05-04 | 1969-01-09 | Quinary reduction stage and forward-reverse counter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CH1041763A CH421185A (en) | 1963-08-23 | 1963-08-23 | Logical network for processing two-phase incremental signal sequences |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CH421185A true CH421185A (en) | 1966-09-30 |
Family
ID=4363002
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CH1041763A CH421185A (en) | 1962-05-04 | 1963-08-23 | Logical network for processing two-phase incremental signal sequences |
Country Status (1)
| Country | Link |
|---|---|
| CH (1) | CH421185A (en) |
-
1963
- 1963-08-23 CH CH1041763A patent/CH421185A/en unknown
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| AT271951B (en) | Program-controlled data processing system | |
| CH452599A (en) | Digital counting circuit with presetting | |
| CH431143A (en) | Data processing system | |
| FR1385183A (en) | Magnetic counting circuit | |
| CH443402A (en) | Impulse data transmission system | |
| FR1414113A (en) | Digital counting circuits | |
| CH471346A (en) | Signal headlights | |
| CH436748A (en) | Interpolation device for the digital interpolation of periodic signal sequences | |
| AT243866B (en) | Transmission system for information impulses | |
| CH421185A (en) | Logical network for processing two-phase incremental signal sequences | |
| AT282237B (en) | Digital data processing device | |
| CH456994A (en) | Data processing facility | |
| FR1383040A (en) | Digital phase encoder | |
| CH440977A (en) | Optical sensitization method | |
| CH418462A (en) | Magnet system | |
| AT244433B (en) | Signal transmission system | |
| AT250871B (en) | Sewage clarifier | |
| CH426665A (en) | Sewage clarifier | |
| DE1623914A1 (en) | Device for the digital interpolation of periodic signal sequences | |
| FR1353757A (en) | Digital clock | |
| FR1396183A (en) | Signal shaping circuits | |
| CH405775A (en) | Digital speed measurement arrangement | |
| CH444242A (en) | Multiple frequency signal system | |
| CH421186A (en) | Up / down counter for two-phase binary signal sequences | |
| FR1375239A (en) | Digital indicator |