[go: up one dir, main page]

CA1149070A - Synchronous cycle steal mechanism for transferring data between a processor storage unit and a separate data handling unit - Google Patents

Synchronous cycle steal mechanism for transferring data between a processor storage unit and a separate data handling unit

Info

Publication number
CA1149070A
CA1149070A CA000352402A CA352402A CA1149070A CA 1149070 A CA1149070 A CA 1149070A CA 000352402 A CA000352402 A CA 000352402A CA 352402 A CA352402 A CA 352402A CA 1149070 A CA1149070 A CA 1149070A
Authority
CA
Canada
Prior art keywords
data
address
microprocessor
controller
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000352402A
Other languages
English (en)
French (fr)
Inventor
John M. Dinwiddie, Jr.
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of CA1149070A publication Critical patent/CA1149070A/en
Expired legal-status Critical Current

Links

Landscapes

  • Bus Control (AREA)
  • Programmable Controllers (AREA)
CA000352402A 1979-07-30 1980-05-21 Synchronous cycle steal mechanism for transferring data between a processor storage unit and a separate data handling unit Expired CA1149070A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US6226279A 1979-07-30 1979-07-30
US062,262 1987-06-12

Publications (1)

Publication Number Publication Date
CA1149070A true CA1149070A (en) 1983-06-28

Family

ID=22041308

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000352402A Expired CA1149070A (en) 1979-07-30 1980-05-21 Synchronous cycle steal mechanism for transferring data between a processor storage unit and a separate data handling unit

Country Status (5)

Country Link
JP (1) JPS5820061B2 (pt)
AU (1) AU534605B2 (pt)
BR (1) BR8004730A (pt)
CA (1) CA1149070A (pt)
ES (1) ES493786A0 (pt)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01116846U (pt) * 1988-02-01 1989-08-07

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53108732A (en) * 1977-03-04 1978-09-21 Hitachi Ltd Direct memory access system
JPS581811B2 (ja) * 1977-11-04 1983-01-13 富士通株式会社 ダイレクト・メモリ・アクセス制御方式
JPS54127235A (en) * 1978-03-27 1979-10-03 Toshiba Corp Direct memory access unit
JPS5549728A (en) * 1978-10-04 1980-04-10 Hitachi Ltd Data transfer system

Also Published As

Publication number Publication date
AU5908180A (en) 1981-02-05
ES8104593A1 (es) 1981-04-01
JPS5621223A (en) 1981-02-27
AU534605B2 (en) 1984-02-09
ES493786A0 (es) 1981-04-01
JPS5820061B2 (ja) 1983-04-21
BR8004730A (pt) 1981-02-10

Similar Documents

Publication Publication Date Title
US4479179A (en) Synchronous cycle steal mechanism for transferring data between a processor storage unit and a separate data handling unit
US4417304A (en) Synchronous cycle steal mechanism for transferring data between a processor storage unit and a separate data handling unit
US4309754A (en) Data interface mechanism for interfacing bit-parallel data buses of different bit width
US4371932A (en) I/O Controller for transferring data between a host processor and multiple I/O units
US4860244A (en) Buffer system for input/output portion of digital data processing system
US4067059A (en) Shared direct memory access controller
US4509113A (en) Peripheral interface adapter circuit for use in I/O controller card having multiple modes of operation
EP0389046B1 (en) Intelligent input/output processor and data processing system
US4527237A (en) Data processing system
US4562533A (en) Data communications system to system adapter
US3996564A (en) Input/output port control
US4644463A (en) System for regulating data transfer operations
US5448702A (en) Adapters with descriptor queue management capability
US4535404A (en) Method and apparatus for addressing a peripheral interface by mapping into memory address space
EP0489504B1 (en) Bidirectional FIFO buffer for interfacing between two buses
US4495571A (en) Data processing system having synchronous bus wait/retry cycle
US4041473A (en) Computer input/output control apparatus
EP0051870A1 (en) Information transferring apparatus
CA1106073A (en) Communications processor architecture
US4322792A (en) Common front-end control for a peripheral controller connected to a computer
EP0071782B1 (en) Multi subchannel adapter with a single status/address register
US4509115A (en) Two-port memory controller
US4535453A (en) Signaling input/output processing module for a telecommunication system
JP3556966B2 (ja) コプロセッサ
US4665482A (en) Data multiplex control facility

Legal Events

Date Code Title Description
MKEX Expiry