[go: up one dir, main page]

BR9406065A - Processo e aparelho para supressão de erro de fase ou frequência. - Google Patents

Processo e aparelho para supressão de erro de fase ou frequência.

Info

Publication number
BR9406065A
BR9406065A BR9406065A BR9406065A BR9406065A BR 9406065 A BR9406065 A BR 9406065A BR 9406065 A BR9406065 A BR 9406065A BR 9406065 A BR9406065 A BR 9406065A BR 9406065 A BR9406065 A BR 9406065A
Authority
BR
Brazil
Prior art keywords
suppression
phase
frequency error
error
frequency
Prior art date
Application number
BR9406065A
Other languages
English (en)
Inventor
Jeannie Han Kosiec
Steven Frederick Gillig
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Publication of BR9406065A publication Critical patent/BR9406065A/pt

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/14—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/107—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
BR9406065A 1993-11-09 1994-10-14 Processo e aparelho para supressão de erro de fase ou frequência. BR9406065A (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US14968493A 1993-11-09 1993-11-09
PCT/US1994/011718 WO1995013658A1 (en) 1993-11-09 1994-10-14 Phase locked loop error suppression circuit and method

Publications (1)

Publication Number Publication Date
BR9406065A true BR9406065A (pt) 1996-02-06

Family

ID=22531374

Family Applications (1)

Application Number Title Priority Date Filing Date
BR9406065A BR9406065A (pt) 1993-11-09 1994-10-14 Processo e aparelho para supressão de erro de fase ou frequência.

Country Status (13)

Country Link
US (1) US5838202A (pt)
JP (1) JP3253631B2 (pt)
KR (1) KR100190149B1 (pt)
CN (1) CN1070321C (pt)
AU (1) AU1039895A (pt)
BR (1) BR9406065A (pt)
CA (1) CA2152179C (pt)
DE (2) DE4498750C2 (pt)
FR (1) FR2712440B1 (pt)
GB (1) GB2289384B (pt)
SG (1) SG50633A1 (pt)
WO (1) WO1995013658A1 (pt)
ZA (1) ZA948527B (pt)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5612980A (en) * 1995-03-22 1997-03-18 Alcatel Network Systems, Inc. Method and apparatus for fast lock time
US5790784A (en) * 1995-12-11 1998-08-04 Delco Electronics Corporation Network for time synchronizing a digital information processing system with received digital information
JP3669796B2 (ja) * 1996-12-03 2005-07-13 富士通株式会社 ディジタルｐｌｌ回路
GB2339981B (en) 1998-07-17 2002-03-06 Motorola Ltd Phase corrected frequency synthesisers
US6268848B1 (en) * 1998-10-23 2001-07-31 Genesis Microchip Corp. Method and apparatus implemented in an automatic sampling phase control system for digital monitors
FI108688B (fi) 2000-06-30 2002-02-28 Nokia Corp Menetelmä ja järjestely taajuuden asettamiseksi
KR100346211B1 (ko) * 2000-10-19 2002-08-01 삼성전자 주식회사 이동통신단말기에서 송수신용 국부발진신호 발생장치 및방법
US6522206B1 (en) * 2001-07-23 2003-02-18 Analog Devices, Inc. Adaptive feedback-loop controllers and methods for rapid switching of oscillator frequencies
US7627835B2 (en) * 2006-02-28 2009-12-01 International Business Machines Corporation Frequency divider monitor of phase lock loop
US7362184B2 (en) * 2006-02-28 2008-04-22 International Business Machines Corporation Frequency divider monitor of phase lock loop
US7501900B2 (en) * 2006-05-31 2009-03-10 Intel Corporation Phase-locked loop bandwidth calibration
US7564314B2 (en) * 2007-03-05 2009-07-21 Intel Corporation Systems and arrangements for operating a phase locked loop
JP5423967B2 (ja) * 2008-02-12 2014-02-19 日本電気株式会社 クロック・データ再生回路
TWI605686B (zh) * 2016-12-01 2017-11-11 晨星半導體股份有限公司 鎖相迴路單元的頻寬調整方法與相關的頻寬調整單元及相位回復模組

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3921095A (en) * 1974-11-14 1975-11-18 Hewlett Packard Co Startable phase-locked loop oscillator
US4061979A (en) * 1975-10-20 1977-12-06 Digital Communications Corporation Phase locked loop with pre-set and squelch
US4238740A (en) * 1979-02-02 1980-12-09 Bell Telephone Laboratories, Incorporated Phase-locked loop for PCM transmission systems
US4365210A (en) * 1980-06-26 1982-12-21 Motorola, Inc. Data and clock recovery system having a phase-locked-loop and which controls dynamic loop response of a data stream of unknown data format
US4419633A (en) * 1980-12-29 1983-12-06 Rockwell International Corporation Phase lock loop
US4389622A (en) * 1981-09-28 1983-06-21 Honeywell Inc. System for preventing transient induced errors in phase locked loop
US4546329A (en) * 1982-09-27 1985-10-08 Motorola, Inc. Frequency synthesizers adaptive loop filter with compensation for transients
JPS61157028A (ja) * 1984-12-28 1986-07-16 Fujitsu Ltd 周波数シンセサイザ
JPS6216617A (ja) * 1985-07-15 1987-01-24 Nec Corp Ｐｌｌ周波数シンセサイザ
US4812783A (en) * 1986-08-26 1989-03-14 Matsushita Electric Industrial Co., Ltd. Phase locked loop circuit with quickly recoverable stability
JPS641330A (en) * 1987-06-24 1989-01-05 Matsushita Electric Ind Co Ltd Frequency synthesizer
US4827225A (en) * 1988-06-13 1989-05-02 Unisys Corporation Fast locking phase-locked loop utilizing frequency estimation
US5008629A (en) * 1988-06-20 1991-04-16 Matsushita Electric Industrial Co., Ltd. Frequency synthesizer
JP2795323B2 (ja) * 1989-06-14 1998-09-10 富士通株式会社 位相差検出回路
US4951005A (en) * 1989-12-27 1990-08-21 Motorola, Inc. Phase locked loop with reduced frequency/phase lock time
US5124669A (en) * 1990-09-18 1992-06-23 Silicon Systems, Inc. One-shot circuit for use in a PLL clock recovery circuit
JPH04154318A (ja) * 1990-10-18 1992-05-27 Fujitsu Ltd Ｐｌｌ周波数シンセサイザ
US5128632A (en) * 1991-05-16 1992-07-07 Motorola, Inc. Adaptive lock time controller for a frequency synthesizer and method therefor
US5304951A (en) * 1992-01-31 1994-04-19 Hughes Aircraft Company Divider synchronization circuit for phase-locked loop frequency synthesizer

Also Published As

Publication number Publication date
CN1070321C (zh) 2001-08-29
CA2152179A1 (en) 1995-05-18
DE4498750C2 (de) 2001-04-12
GB9513648D0 (en) 1995-09-06
GB2289384B (en) 1998-08-05
JP3253631B2 (ja) 2002-02-04
AU1039895A (en) 1995-05-29
FR2712440A1 (fr) 1995-05-19
US5838202A (en) 1998-11-17
SG50633A1 (en) 1998-07-20
ZA948527B (en) 1995-06-23
WO1995013658A1 (en) 1995-05-18
JPH08505757A (ja) 1996-06-18
CA2152179C (en) 1999-09-07
FR2712440B1 (fr) 1996-04-12
GB2289384A (en) 1995-11-15
CN1116465A (zh) 1996-02-07
KR100190149B1 (ko) 1999-06-01
DE4498750T1 (de) 1996-01-11

Similar Documents

Publication Publication Date Title
BR9406065A (pt) Processo e aparelho para supressão de erro de fase ou frequência.
DE59408457D1 (de) Frequenzanalyseverfahren
NO991955D0 (no) FremgangsmÕte for behandling av hydrokarboner
FI940680A7 (fi) Menetelmä sulfamoyyli- ja amidinoryhmän sisältävien yhdisteiden valmistamiseksi
FI964491A0 (fi) Menetelmä ja laite koherentin vastaanottimen siirtyneen taajuuden estimoimiseksi
FI961030A7 (fi) Epoksidointikatalyytti ja prosessi
FI953609A7 (fi) Menetelmä ja laite monivaihekomponentin alassekoittamiseksi
PT850948E (pt) Derivados propiofenona e processo para a preparacao dos mesmos
BR9405706A (pt) Processo e aparelho para preparo de chips de lanche isentos de gordura
DE69406059D1 (de) Verfahren zur Gasphasenpolymerisation von Olefin
NO942998D0 (no) Fremgangsmåte for dehydrogenering av et alkan, samt alkan-dehydrogeneringskatalysator
BR9408463A (pt) Novos derivados de ginkgolide e processo para sua preparação
BR9607301A (pt) Processo para a preparação de nootkatone ou nootkatol
DE69824224D1 (de) Verfahren zu Herstellung von Polyetherimiden mit Addition von macrocyclischen Polyetherimidoligomeren
DE69317687D1 (de) Frequenzbereichpolarimeter
BR9000901A (pt) Processo para a polimerizacao de derivados de norborneno em massa,composto de fluoreno,misturas de reacao ou seus componentes para copolimerizacao,e homopolimeros e copolimeros
DE69406945D1 (de) Katalytisches verfahren
FI943895L (fi) Paperinvalmistusmenetelmä ja menetelmän toteuttava laitteisto
FI953579A7 (fi) Menettely hiilivetytuotteiden fysikaalisten ominaisuusarvojen ennustamiseksi
DE69434184D1 (de) Verfahren zur vermeidung von unerwünschten interferenzen zwischen diensten
FI971893A0 (fi) Menetelmä ja laite nesteiden sumuttamiseksi
FI973351A0 (fi) Menetelmä kovien vaahtojen valmistamiseksi ja niistä valmistetut tuotteet
DE69403489D1 (de) Gasphasenverfahren zur epoxidation von nicht-allylischen olefinen
DE59505471D1 (de) Verfahren zur Entsorgung von halogenierten Kohlenwasserstoffen
FI953475A0 (fi) Menetelmä kovien uretaani- ja mahdollisesti isosyanuraattiryhmiä sisältävien solumuovien valmistamiseksi

Legal Events

Date Code Title Description
FF Decision: intention to grant
FA11 Dismissal: dismissal - article 38, par. 2 of industrial property law