[go: up one dir, main page]

BR9104314A - Aperfeicoamento em dispositivos de entrada/saida multiplos dotados de espaco de endereco compartilhado e sistema que os engloba e seu metodo - Google Patents

Aperfeicoamento em dispositivos de entrada/saida multiplos dotados de espaco de endereco compartilhado e sistema que os engloba e seu metodo

Info

Publication number
BR9104314A
BR9104314A BR919104314A BR9104314A BR9104314A BR 9104314 A BR9104314 A BR 9104314A BR 919104314 A BR919104314 A BR 919104314A BR 9104314 A BR9104314 A BR 9104314A BR 9104314 A BR9104314 A BR 9104314A
Authority
BR
Brazil
Prior art keywords
englishes
improvement
multiple entry
addressing space
exit devices
Prior art date
Application number
BR919104314A
Other languages
English (en)
Inventor
John J D Anbrose
William K Shetterly
Stephen Thompson
Michael R Turner
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of BR9104314A publication Critical patent/BR9104314A/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Computer And Data Communications (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
BR919104314A 1990-10-30 1991-10-07 Aperfeicoamento em dispositivos de entrada/saida multiplos dotados de espaco de endereco compartilhado e sistema que os engloba e seu metodo BR9104314A (pt)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US60601290A 1990-10-30 1990-10-30

Publications (1)

Publication Number Publication Date
BR9104314A true BR9104314A (pt) 1992-06-09

Family

ID=24426136

Family Applications (1)

Application Number Title Priority Date Filing Date
BR919104314A BR9104314A (pt) 1990-10-30 1991-10-07 Aperfeicoamento em dispositivos de entrada/saida multiplos dotados de espaco de endereco compartilhado e sistema que os engloba e seu metodo

Country Status (7)

Country Link
US (1) US5280588A (pt)
EP (1) EP0483483A3 (pt)
JP (1) JPH0776951B2 (pt)
KR (1) KR950012734B1 (pt)
BR (1) BR9104314A (pt)
CA (1) CA2051199C (pt)
TW (1) TW329952U (pt)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5454078A (en) * 1992-08-07 1995-09-26 International Business Machines Corporation System for sharing name among network adapters by, dynamically linking adapters having same logical name and maintaining linked state of remaining adapters
TW276312B (pt) * 1992-10-20 1996-05-21 Cirrlis Logic Inc
US5410709A (en) * 1992-12-17 1995-04-25 Bull Hn Information System Inc. Mechanism for rerouting and dispatching interrupts in a hybrid system environment
GB9318764D0 (en) * 1993-09-10 1993-10-27 Wabco Holdings Sab Improvements relating to friction pads for use in disc brakes
US5666556A (en) * 1993-12-30 1997-09-09 Intel Corporation Method and apparatus for redirecting register access requests wherein the register set is separate from a central processing unit
US5802306A (en) * 1995-10-31 1998-09-01 International Business Machines Corporation Supporting multiple client-server sessions from a protocol stack associated with a single physical adapter through use of a plurality of logical adapters
JP4461192B1 (ja) 2009-04-10 2010-05-12 株式会社東芝 電子機器および通信制御方法

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1397438A (en) * 1971-10-27 1975-06-11 Ibm Data processing system
US4228504A (en) * 1978-10-23 1980-10-14 International Business Machines Corporation Virtual addressing for I/O adapters
US4291371A (en) * 1979-01-02 1981-09-22 Honeywell Information Systems Inc. I/O Request interrupt mechanism
US4320456A (en) * 1980-01-18 1982-03-16 International Business Machines Corporation Control apparatus for virtual address translation unit
JPS5947625A (ja) * 1982-09-13 1984-03-17 Fujitsu Ltd 入出力割り込み方式
JPH0619747B2 (ja) * 1984-01-18 1994-03-16 株式会社日立製作所 Ｉ／ｏ命令実行方法、ｉ／ｏ割込処理方法およびそれらを用いた計算機システム
US4649479A (en) * 1985-02-28 1987-03-10 International Business Machines Corp. Device driver and adapter binding technique
US4750113A (en) * 1985-02-28 1988-06-07 Unisys Corporation Dual function I/O controller
JPS61206043A (ja) * 1985-03-11 1986-09-12 Hitachi Ltd 仮想計算機システムにおける割込制御方法
FR2580096B1 (pt) * 1985-04-04 1988-08-19 Nec Corp
US4779187A (en) * 1985-04-10 1988-10-18 Microsoft Corporation Method and operating system for executing programs in a multi-mode microprocessor
US4825358A (en) * 1985-04-10 1989-04-25 Microsoft Corporation Method and operating system for executing programs in a multi-mode microprocessor
US4835685A (en) * 1985-05-06 1989-05-30 Computer X, Inc. Virtual single machine with message-like hardware interrupts and processor exceptions
US4768149A (en) * 1985-08-29 1988-08-30 International Business Machines Corporation System for managing a plurality of shared interrupt handlers in a linked-list data structure
JPH0814795B2 (ja) * 1986-01-14 1996-02-14 株式会社日立製作所 マルチプロセッサ仮想計算機システム
JPH02208740A (ja) * 1989-02-09 1990-08-20 Fujitsu Ltd 仮想計算機制御方式
US5185864A (en) * 1989-06-16 1993-02-09 International Business Machines Corporation Interrupt handling for a computing system with logical devices and interrupt reset

Also Published As

Publication number Publication date
KR920008602A (ko) 1992-05-28
EP0483483A3 (en) 1992-08-05
CA2051199A1 (en) 1992-05-01
JPH0776951B2 (ja) 1995-08-16
CA2051199C (en) 1996-03-05
TW329952U (en) 1998-04-11
JPH04230556A (ja) 1992-08-19
EP0483483A2 (en) 1992-05-06
KR950012734B1 (ko) 1995-10-20
US5280588A (en) 1994-01-18

Similar Documents

Publication Publication Date Title
BR9300396A (pt) Sistema de computador pessoal com recursos de seguranca e metodos
BR9100660A (pt) Processo e sistema para controlar vibracoes em equipamento de perfuracao
IT8822651A0 (it) Sistema multiprocessore di elaborazione dati a risorse distribuite condivise e prevenzione di stallo.
BR9507756A (pt) Sistema e processo de proteç o de memória
BR8903161A (pt) Sistema de armazenamento em memoria cache e sistema de processamento de dados
FI951010A7 (fi) Integroitu tekstintuotto- ja käännösjärjestelmä
BR8700175A (pt) Processo para preservar a integridade de uma estrutura de dados e processo para uso em um sistema de processamento de dados com interrupcao de prioridade de memoria virtual
BR8806212A (pt) Sistema de processamento de dados e processo para o seu provimento
BR8905537A (pt) Sistema de computador com processadores multiplos,processo de criacao e de utilizacao de espaco de armazenamento compartilhado no mesmo e processo para retirar a atribuicao e para destruicao de espaco em um sistema de computador com processadores multiplos
BR9405676A (pt) Sistema de dispositivo de comunicação com divisão de código para acesso múltiplo e processo para promover comunicação entre o primeiro e o segundo dispositivos de comunicação
DE69433130D1 (de) Rechnersystem mit verändertem lokalen Datenbus
BR9406499A (pt) Sistema termodinâmico e processo
BR8806690A (pt) Processo para desenvolver programas e sistema de processamento distribuido
BR9408116A (pt) Sistema e processo de evaporação
BR9403515A (pt) Sistema com lógica de situação para processador com dupla unidade de execução e método que a envolve
BR9301332A (pt) Dispositivo indicador com alarme de limpeza e sistema que o engloba
BR9104314A (pt) Aperfeicoamento em dispositivos de entrada/saida multiplos dotados de espaco de endereco compartilhado e sistema que os engloba e seu metodo
BR9611414A (pt) Sistema eas que emprega estações central e local com funções compartilhadas
DE69028569D1 (de) Textverarbeitungssystem mit Textzellen
BR8302421A (pt) Processo de soldar de impulsos curtos e alta velocidade e sistema que funciona em presenca de solda
BR9201998A (pt) Sistema de computador pessoal com acesso de memoria aprimorado e metodo
BR9300117A (pt) Aparelho para processamento de sinais e sistema que o engloba
SE9301187L (sv) Anordning för bokning av och/eller tillträde till resurser
BR9302323A (pt) Método e sistema para fixar corantes em tecidos em geral
BR8604466A (pt) Estrutura submarina e processo para o desenvolvimento de um sistema em multiplos pocos

Legal Events

Date Code Title Description
KF Request for proof of payment of annual fee
FD5 Application fees: dismissal - article 86 of industrial property law