[go: up one dir, main page]

BR8306051A - Processo de mapeamento de memoria em um sistema de processamento de dados - Google Patents

Processo de mapeamento de memoria em um sistema de processamento de dados

Info

Publication number
BR8306051A
BR8306051A BR8306051A BR8306051A BR8306051A BR 8306051 A BR8306051 A BR 8306051A BR 8306051 A BR8306051 A BR 8306051A BR 8306051 A BR8306051 A BR 8306051A BR 8306051 A BR8306051 A BR 8306051A
Authority
BR
Brazil
Prior art keywords
data processing
processing system
mapping process
memory mapping
memory
Prior art date
Application number
BR8306051A
Other languages
English (en)
Inventor
Calogero Mantellina
Robert Trivella
Andrea Quadraruopolo
Original Assignee
Honeywell Inf Systems
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Inf Systems filed Critical Honeywell Inf Systems
Publication of BR8306051A publication Critical patent/BR8306051A/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G06F12/0684—Configuration or reconfiguration with feedback, e.g. presence or absence of unit detected by addressing, overflow detection
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G06F12/0653—Configuration or reconfiguration with centralised address assignment

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Logic Circuits (AREA)
BR8306051A 1982-11-04 1983-11-03 Processo de mapeamento de memoria em um sistema de processamento de dados BR8306051A (pt)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT24060/82A IT1153611B (it) 1982-11-04 1982-11-04 Procedimento di mappatura della memoria in sistema di elaborazione dati

Publications (1)

Publication Number Publication Date
BR8306051A true BR8306051A (pt) 1984-06-12

Family

ID=11211745

Family Applications (1)

Application Number Title Priority Date Filing Date
BR8306051A BR8306051A (pt) 1982-11-04 1983-11-03 Processo de mapeamento de memoria em um sistema de processamento de dados

Country Status (6)

Country Link
US (1) US4592011A (pt)
EP (1) EP0108346B1 (pt)
KR (1) KR880002657B1 (pt)
BR (1) BR8306051A (pt)
DE (1) DE3380151D1 (pt)
IT (1) IT1153611B (pt)

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1234224A (en) * 1985-05-28 1988-03-15 Boleslav Sykora Computer memory management system
JPS62208977A (ja) * 1986-03-10 1987-09-14 Brother Ind Ltd プリンタ
US4821185A (en) * 1986-05-19 1989-04-11 American Telephone And Telegraph Company I/O interface system using plural buffers sized smaller than non-overlapping contiguous computer memory portions dedicated to each buffer
JPS62190999U (pt) * 1986-05-23 1987-12-04
JPS63143689A (ja) * 1986-12-06 1988-06-15 Tokyo Electric Co Ltd メモリカ−ドの容量検出装置
US4831522A (en) * 1987-02-17 1989-05-16 Microlytics, Inc. Circuit and method for page addressing read only memory
US4980850A (en) * 1987-05-14 1990-12-25 Digital Equipment Corporation Automatic sizing memory system with multiplexed configuration signals at memory modules
JPH0679290B2 (ja) * 1987-05-31 1994-10-05 日本電気株式会社 コンピュ−タ装置
US5003506A (en) * 1987-06-02 1991-03-26 Anritsu Corporation Memory capacity detection apparatus and electronic applied measuring device employing the same
IT1216087B (it) * 1988-03-15 1990-02-22 Honeywell Bull Spa Sistema di memoria con selezione predittiva di modulo.
US5418965A (en) * 1988-06-24 1995-05-23 Mahar; Robert C. Subroutine-type computer program for enhancing the speed of data processing in data management programs systems
US5095420A (en) * 1988-11-21 1992-03-10 International Business Machines Method and system for performing virtual address range mapping in a virtual storage data processing system
FR2639731A1 (fr) * 1988-11-30 1990-06-01 Europ Rech Electr Lab Ordinateur et procede de gestion de memoire d'un ordinateur
US5063499A (en) * 1989-01-09 1991-11-05 Connectix, Inc. Method for a correlating virtual memory systems by redirecting access for used stock instead of supervisor stock during normal supervisor mode processing
US5119486A (en) * 1989-01-17 1992-06-02 Prime Computer Memory board selection method and apparatus
JPH02245840A (ja) * 1989-03-20 1990-10-01 Fujitsu Ltd 記憶装置
US5163145A (en) * 1989-04-25 1992-11-10 Dell Usa L.P. Circuit for determining between a first or second type CPU at reset by examining upper M bits of initial memory reference
JP3024767B2 (ja) * 1989-08-29 2000-03-21 株式会社日立製作所 アドレス供給システム
JPH03282648A (ja) * 1990-03-29 1991-12-12 Sharp Corp メモリ制御装置
JPH0418638A (ja) * 1990-05-11 1992-01-22 Fujitsu Ltd 静的メモリ割当て処理方法
US5241665A (en) * 1990-08-31 1993-08-31 Advanced Micro Devices, Inc. Memory bank comparator system
US5530934A (en) * 1991-02-02 1996-06-25 Vlsi Technology, Inc. Dynamic memory address line decoding
US5448710A (en) * 1991-02-26 1995-09-05 Hewlett-Packard Company Dynamically configurable interface cards with variable memory size
JP2987206B2 (ja) * 1991-12-13 1999-12-06 アヴィッド・テクノロジー・インコーポレーテッド バッファ及びフレーム索引作成
US5386383A (en) * 1994-02-28 1995-01-31 At&T Corp. Method and apparatus for controlling dynamic random access memory devices
US5737748A (en) * 1995-03-15 1998-04-07 Texas Instruments Incorporated Microprocessor unit having a first level write-through cache memory and a smaller second-level write-back cache memory
JP3684685B2 (ja) * 1996-07-01 2005-08-17 ブラザー工業株式会社 双方向通信認識方法、双方向通信認識装置および記憶媒体
US5922055A (en) * 1997-02-25 1999-07-13 Motorola, Inc. Method for determining a type of a serial EEPROM and plug and play controller
US8250295B2 (en) 2004-01-05 2012-08-21 Smart Modular Technologies, Inc. Multi-rank memory module that emulates a memory module having a different number of ranks
US7289386B2 (en) 2004-03-05 2007-10-30 Netlist, Inc. Memory module decoder
US7916574B1 (en) 2004-03-05 2011-03-29 Netlist, Inc. Circuit providing load isolation and memory domain translation for memory module
US20060088284A1 (en) * 2004-10-26 2006-04-27 Paul Shen Digital photo kiosk and methods for digital image processing
US8516185B2 (en) 2009-07-16 2013-08-20 Netlist, Inc. System and method utilizing distributed byte-wise buffers on a memory module
US8787060B2 (en) 2010-11-03 2014-07-22 Netlist, Inc. Method and apparatus for optimizing driver load in a memory package
US8154901B1 (en) 2008-04-14 2012-04-10 Netlist, Inc. Circuit providing load isolation and noise reduction
US9128632B2 (en) 2009-07-16 2015-09-08 Netlist, Inc. Memory module with distributed data buffers and method of operation
KR20160038034A (ko) 2013-07-27 2016-04-06 넷리스트 인코포레이티드 로컬 동기화를 갖는 메모리 모듈

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3800289A (en) * 1972-05-15 1974-03-26 Goodyear Aerospace Corp Multi-dimensional access solid state memory
US3800292A (en) * 1972-10-05 1974-03-26 Honeywell Inf Systems Variable masking for segmented memory
US4025903A (en) * 1973-09-10 1977-05-24 Computer Automation, Inc. Automatic modular memory address allocation system
US3840863A (en) * 1973-10-23 1974-10-08 Ibm Dynamic storage hierarchy system
US3958222A (en) * 1974-06-27 1976-05-18 Ibm Corporation Reconfigurable decoding scheme for memory address signals that uses an associative memory table
US4001786A (en) * 1975-07-21 1977-01-04 Sperry Rand Corporation Automatic configuration of main storage addressing ranges
US4214303A (en) * 1977-12-22 1980-07-22 Honeywell Information Systems Inc. Word oriented high speed buffer memory system connected to a system bus
JPS5580164A (en) * 1978-12-13 1980-06-17 Fujitsu Ltd Main memory constitution control system

Also Published As

Publication number Publication date
EP0108346A2 (en) 1984-05-16
KR880002657B1 (ko) 1988-12-17
IT8224060A1 (it) 1984-05-04
EP0108346B1 (en) 1989-07-05
US4592011A (en) 1986-05-27
DE3380151D1 (en) 1989-08-10
IT8224060A0 (it) 1982-11-04
EP0108346A3 (en) 1986-11-26
KR840006850A (ko) 1984-12-03
IT1153611B (it) 1987-01-14

Similar Documents

Publication Publication Date Title
BR8306051A (pt) Processo de mapeamento de memoria em um sistema de processamento de dados
BR8303530A (pt) Sistema de processamento de dados
MX155253A (es) Mejoras en sistema procesador de datos
DE3587622D1 (de) Emulationseinrichtung in einem Datenverarbeitungssystem.
BR8800330A (pt) Metodo de gerenciamento de memoria rapida reservada de catalogo em um sistema de processamento de dados distribuido
BR8700152A (pt) Processo para ser utilizado em um sistema de processamento de dados com memoria virtual
BR8700178A (pt) Processo para estender automaticamente o tamanho de um segmento em um sistema de processamento de dados de memoria virtual de pagina segmentada
KR850006738A (ko) 데이타 처리 시스템
BR8200513A (pt) Sistema de processamento de dados
DE3587493D1 (de) Betriebssicheres datenverarbeitungsbussystem.
DE3689519D1 (de) Hierarchisches datenverarbeitungssystem.
DE3587960D1 (de) Datenverarbeitungsanlage mit einem Speicherzugriffssteuergerät.
DE3582662D1 (de) Virtuelles datenverarbeitungssystem.
DE3280286D1 (de) Schnittstellenanordnung in einem datenverarbeitungssystem.
BR8700180A (pt) Processo para registrar mudancas no estado de paginas virtuais em um sistema de processamento de dados de memoria virtual
BR8305378A (pt) Sistema de processamento de dados pelo menos duas maquinas virtuais
JPS57153359A (en) Data processing system with common memory
BR9000112A (pt) Sistema de processamento de dados
ES523748A0 (es) Sistema de control de traduccion de direcciones en un sistema de proceso de datos.
DE3856313D1 (de) Anpassungsprogramm zum Datenaustausch zwischen Objekten in einem objektbasierten Datenverarbeitungssystem
DE3483489D1 (de) Speicherzugriffseinrichtung in einem datenverarbeitungssystem.
DE3770390D1 (de) Datenverarbeitungssystem mit mit mehreren elektronischen modulen versehenen speicherkarten.
BR8304954A (pt) Sistema de processamento de dados
BR8700153A (pt) Processo de operacao de um sistema de processamento de dados mediante a utilizacao de memoria virtual
BR9000887A (pt) Processo para controlar transferencias de dados inter-dutos em um sistema de processamento de dados

Legal Events

Date Code Title Description
MM Lapse due to non-payment of fees (art. 50)