AU2142492A - Direct memory access interface for buses of different width - Google Patents
Direct memory access interface for buses of different widthInfo
- Publication number
- AU2142492A AU2142492A AU21424/92A AU2142492A AU2142492A AU 2142492 A AU2142492 A AU 2142492A AU 21424/92 A AU21424/92 A AU 21424/92A AU 2142492 A AU2142492 A AU 2142492A AU 2142492 A AU2142492 A AU 2142492A
- Authority
- AU
- Australia
- Prior art keywords
- buses
- memory access
- direct memory
- access interface
- different width
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4009—Coupling between buses with data restructuring
- G06F13/4018—Coupling between buses with data restructuring with data-width conversion
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Bus Control (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US80600891A | 1991-12-09 | 1991-12-09 | |
| US806008 | 1991-12-09 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| AU2142492A true AU2142492A (en) | 1993-07-19 |
Family
ID=25193087
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AU21424/92A Abandoned AU2142492A (en) | 1991-12-09 | 1992-05-19 | Direct memory access interface for buses of different width |
Country Status (2)
| Country | Link |
|---|---|
| AU (1) | AU2142492A (en) |
| WO (1) | WO1993012486A1 (en) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5598514A (en) * | 1993-08-09 | 1997-01-28 | C-Cube Microsystems | Structure and method for a multistandard video encoder/decoder |
| US5816921A (en) * | 1994-09-27 | 1998-10-06 | Sega Enterprises, Ltd. | Data transferring device and video game apparatus using the same |
| US5898857A (en) * | 1994-12-13 | 1999-04-27 | International Business Machines Corporation | Method and system for interfacing an upgrade processor to a data processing system |
| US5910909A (en) * | 1995-08-28 | 1999-06-08 | C-Cube Microsystems, Inc. | Non-linear digital filters for interlaced video signals and method thereof |
| JPH10133998A (en) * | 1996-11-05 | 1998-05-22 | Canon Inc | Data processing method and recording apparatus using the method |
| JP3635169B2 (en) * | 1996-11-20 | 2005-04-06 | 松下電器産業株式会社 | Data transmission device |
| US6055584A (en) * | 1997-11-20 | 2000-04-25 | International Business Machines Corporation | Processor local bus posted DMA FlyBy burst transfers |
| EP1116352A4 (en) * | 1998-09-24 | 2003-09-17 | Xircom Wireless Inc | Management of time slot operations for wireless communication |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4067059A (en) * | 1976-01-29 | 1978-01-03 | Sperry Rand Corporation | Shared direct memory access controller |
| US4447878A (en) * | 1978-05-30 | 1984-05-08 | Intel Corporation | Apparatus and method for providing byte and word compatible information transfers |
-
1992
- 1992-05-19 WO PCT/US1992/004165 patent/WO1993012486A1/en not_active Ceased
- 1992-05-19 AU AU21424/92A patent/AU2142492A/en not_active Abandoned
Also Published As
| Publication number | Publication date |
|---|---|
| WO1993012486A1 (en) | 1993-06-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0514017A3 (en) | Serial access memory | |
| AU6398594A (en) | De-skewer for serial data bus | |
| EP0458516A3 (en) | Memory access bus arrangement | |
| AU4493693A (en) | Access system | |
| AU6863996A (en) | Improved memory interface for dram | |
| AU4237293A (en) | Data interchange system | |
| AU3999595A (en) | Shared memory system | |
| AU1091295A (en) | First come memory accessing without conflict | |
| EP0486145A3 (en) | Direct memory access controller | |
| EP0450233A3 (en) | Bus access for digital computer system | |
| AU3629289A (en) | Data memory system | |
| AU6714596A (en) | Data bus recorder | |
| AU2149788A (en) | Computer bus having page mode memory access | |
| AU6455796A (en) | Block write for memory components | |
| PL292847A1 (en) | Threepartite listening in for effecting control of data bus | |
| AU5184293A (en) | Phthalazinone derivatives | |
| AU565702B2 (en) | Memory access system | |
| AU4217693A (en) | Grounded memory cards | |
| EP0499853A3 (en) | Memory access scheme | |
| AU2142492A (en) | Direct memory access interface for buses of different width | |
| EP0544012A4 (en) | Serial access memory | |
| KR970008600B1 (en) | Memory access system | |
| GB2281137B (en) | Data bus | |
| GB9125182D0 (en) | Access system | |
| AU4019395A (en) | Use of amino-isoxazolidone compounds for improvement of implicit memory |