AU2019100030A4 - A high-reliability communication system that utilizes all-optical coding in optical networks-on-chip (ONoCs) - Google Patents
A high-reliability communication system that utilizes all-optical coding in optical networks-on-chip (ONoCs) Download PDFInfo
- Publication number
- AU2019100030A4 AU2019100030A4 AU2019100030A AU2019100030A AU2019100030A4 AU 2019100030 A4 AU2019100030 A4 AU 2019100030A4 AU 2019100030 A AU2019100030 A AU 2019100030A AU 2019100030 A AU2019100030 A AU 2019100030A AU 2019100030 A4 AU2019100030 A4 AU 2019100030A4
- Authority
- AU
- Australia
- Prior art keywords
- optical
- onocs
- module
- edc
- communication system
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1044—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices with specific ECC/EDC distribution
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1415—Saving, restoring, recovering or retrying at system level
- G06F11/1443—Transmit or communication errors
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7807—System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package
- G06F15/7825—Globally asynchronous, locally synchronous, e.g. network on chip
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/25—Arrangements specific to fibre transmission
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J14/00—Optical multiplex systems
- H04J14/02—Wavelength-division multiplex systems
- H04J14/03—WDM arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Computing Systems (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Optical Communication System (AREA)
Abstract
Abstract A high-reliability communication system that utilizes all-optical coding in optical networks-on-chip (ONoCs). The system mainly includes three parts: an all-optical encoder, error detection and correction module (EDC), and retransmission mechanism (RT). A micro-resonators (MRs)-based all-optical linear block codes encoder is designed as the core component of implementing the communication system, and its function is to encode the data sequence before transmission. When the encoded information are transmitted to the receiver, the EDC module at receiving end can detect and correct the uncorrectable data according to certain rules. Moreover, for bit errors that are outside the error correction range, the RT module is activated in communication system, which serves to close the communication pair that produces the maximum crosstalk noise for the current communication and retransmit the uncorrectable data group. Compared with the traditional ONoCs, the ONoCs applying the invention can reduce the bit error rate (BER) of the optical signal, thereby effectively optimizing the information transmission quality. Retransmission module aser Part------ig.r1 -- network----r1 -- -------- LC -pia -2 -so -JDtetrs Transmitter Receiver Fig. 1 0 100 200 300 400 500 cT(ptm) (a) .l 0.001 0 100 200 300 400 500 cT( tm) (b) 0 100 200 300 400 500 cT(ptm) (c) Fig. 2
Description
A HIGH-RELIABILITY COMMUNICATION SYSTEM THAT UTILIZES ALL-OPTICAL
LINEAR BLOCK CODES ENCODER
TECHNICAL FIELD
The invention relates to the field of optical networks-on-chip and nano-scale optical logic devices.
BACKGROUND
With the increasing of chips integration, multi-processors system-on-chip (MPSoC) gradually replaces single-core chip structures, since it has a capacity to solve the bottleneck of single-core chip design, such as interconnect delay and power consumption limit. How to select efficient interconnection among processing cores to make full use of computing resources is an important factor in determining the performance of MPSoC. While, network-on-chip (NoCs) is a new idea to solve the issue of MPSoC interconnection. It transplants computer network technology into chip design, which can solves a series of problems brought by traditional bus architecture. NoCs include electrical interconnects and optical interconnects. Traditional electrical interconnects are limited in bandwidth, high power consumption, and large delays, which impede the sustained development of MPSoC. However, the optical networkson-chip (ONoCs) that replace electrical connections with optical connections is expected to break this barrier and solve the issues faced by electrical interconnections. Moreover, ONoCs can extend bandwidth by using WDM. Multiple optical signals transmitted in parallel effectively improve the communication bandwidth, reduce the delay and the power consumption. However, WDM-based ONoCs suffer from the effects of insertion loss and internal noise. These factors may lead to the misjudgement of the transmitted information by the receiver, thus affecting the communication performance and reducing the reliability of the communication system.
Fortunately, coding technology is well suited to solve these problems, because it has error correction and error detection functions. Coding technology is the main technical means to achieve reliable transmission, so it has become an indispensable part of the digital communication system. Currently, coding technology is widely used in satellite communications and mobile communications. In these fields, a large number of studies have shown that the use of this technology can obviously improve the reliability of communication systems and enhance communication quality. Therefore, the introduction of coding technology into ONoCs has become an inevitable trend.
SUMMARY OF THE INVENTION
The present invention proposes a reliable communication system based on an all-optical linear block codes encoder composed of micro-resonators (MRs). The encoder is used to encode the information transmitted in the WDM-based ONoCs in order to verify the correctness of the received data at the receiver. Using the error correction and error detection characteristics of linear block codes, some error bits can be detected and
2019100030 10 Jan 2019 corrected by the error detection and correction (EDC) module set at the receiver. Moreover, the present invention set a retransmission (RT) mechanism for the information beyond the correction range, which performs noise reduction and retransmission processing for the data group that cannot be corrected. The invention can remarkably decrease the bit error rate (BER), thereby improving the reliability of ONoCs.
SPECIFIC IMPLEMENTATION METHODS
In order to better understand the present invention, the implementation of the present invention is further described in detail below with reference to the accompanying drawings:
The present invention introduce a high-reliability communication system in ONoCs, as shown in the Fig. 1. The implementation of this reliable system mainly relies on the all-optical encoder, error detection and correction module (EDC), and retransmission mechanism (RT).
Linear block codes encoder is essential as a prerequisite for implementing the present invention. According to the characteristics of the linear block codes, it can be known that if the check matrix is fixed, the check bits can be obtained according to the information symbols. Therefore, the key to the realization of the encoder is to solve the difficulty of how to automatically generate check bits, based on the known information bits. In the present invention, (7,4) linear block codes are used, one of its check matrices is
1110100
1101010 .10 110 0 1.
The codeword and information group are represented as C [c6 c5 c4 c3 c2 c4 c0] and M = [m3 m2 m4 m0] respectively, where c6, c5, c4 , and c3 are equal m3 m2 m4 m0. The check bits can be expressed as:
c2 = m3 +m2 +m1 c4 = m3 + m2 + m0 (1) c0 = m3 + m4 + m0
Furthermore, MRs have two states: resonant state (ON) and non-resonant state (OFF), and can switch between the two states by changing its resonant wavelength. Combining the characteristics of linear block codes and MRs, the designed encoder is shown in the part 1 of Fig. 1.
In the encoder, the control voltage is applied to the MRs according to the information bits mi in the form of logic “0” and “1” to switch the ON or OFF states, and the continuous wave (CW) is injected from a port. When the output port has an optical signal output, it means that the corresponding check bit of the port is “1”, otherwise, the corresponding check bit is “0”. The MRs of different colors in the figure represent that they have different resonance wavelengths..
As shown in Fig. 1, the transmitted information is m3, m2, m4, m0, and the transmitter modulates informations by activating the corresponding MRs through the metal interconnection structure between the two layers that shown by the dotted line. Simultaneously, the MRs in the linear block codes encoder are also activated according
2019100030 10 Jan 2019 to the logic data to generate check bits. The check bits and the information bits then enter the WDM multiplexer, which multiplexes all wavelengths into a single optical waveguide and transmits them in the ONoCs. When the signal is transmitted to the receiving end, the photodetector converts the optical signal into an electrical signal. Next, it is handed over to the error detection and correction module (EDC) module of the present invention.
The EDC can detect whether the received information R has transmission errors and correct a part of the errors. Above all, the receiver calculates the syndrome S according to R and the linear block codes check matrix. The relevant formula is:
ST = HRT (2)
When S = 0, it is judged that the^ is correct, and when S ψ 0, the received sequence is concluded to be incorrect. At the same time, EDC can correct errors according to the comparison of error location and syndrome shown in Table 1. Then, after removing the check bits, the error-free or corrected data is sent to the IP core. If the EDC determines that the R is in error and the errors cannot be corrected, then a signal will be output to the RT module, which can close the communication pair that produces the maximum crosstalk noise for the current communication and retransmit the uncorrectable data group.
Table 1 Relationship between the location of bit error and the syndrome
| yndrome (SOS1S2) | Location of bit error |
| co | |
| Cl | |
| too | c2 |
| 011 | c3 |
| 101 | c4 |
| 110 | c5 |
| 111 | co |
| 000 | c0 |
Next, we verify the superiority of the invention by simulation.
Firstly, the feasibility of the proposed encoder is verified. We use the RSoft simulation environment to construct a MRs-based linear block codes encoder structure that adjusts the MRs state according to 0, 1 of information. Suppose the information bits M - [111 0], according to the Eq. (1), the check bits can expressed as : (c2 = 1 + 1 + 1
0-1 = 1 + 1 + 0 .c0 = 1 + 1 + 0 and the theoretically codeword is C — [111 0 1 0 0]. Injecting CW into the drawn structure and detecting the c2, c1? and c0 ports with the monitor, the results obtained are shown in Fig. 2. It can been see that the power detected by these three ports are approximately 0.7, 0.002, and 0.002, respectively, so the check bits generated are 1, 0,
2019100030 10 Jan 2019 and 0. The results are in good agreement with the theoretical calculation, which verifies the feasibility of the proposed encoder.
Then, a numerical simulation of mesh-based ONoCs with seven optical wavelengths is taken based on the MATLAB environment to compare the performance of the ONoCs Leveraging the reliable system proposed and traditional ONoCs. The simulation is based on the worst case in the ONoCs, which means that the accumulated crosstalk power and the power loss are the largest in the case, and it is found with the SNR of the optical signal of the target node approaching zero as a criterion.
BER is an indicator for measuring the accuracy of informaton transmission within a specified time period and is an important parameter for evaluating the reliability of a communication system. Therefore, we demonstrate the superiority of the present invention by comparing the BER of both the traditional mesh-based ONoCs and the ONoCs with the present invention. Fig.3 shows the worst-case BER in the two ONoCs. The X-axis and Y-axis respectively correspond to the sizes M and N in the ONoCs, and the Z-axis corresponds to the BER. It can be seen that in both ONoCs, the BER grows with the increase of the network scale, and gradually tends to a relatively stable value. However, it can be clearly seen that the ONoCs using the present invention show superior BER than traditional mesh-based ONoCs.
It is apparent that the above-described simulation examples of the present invention are merely examples for clearly demonstrating the superiority of the present invention, and are not intended to limit the application of the present invention. For applications in ONoCs, the invention can also be applied to various network topologies based on the above description. There is no need and no way to exhaust all of the implementations. Any modifications made within the spirit and scope of the present invention, equivalents, modifications, and the like in accordance with the present invention are intended to be included within the scope of the appended claims.
BRIEF DESCRIPTION OF THE DRAWINGS
Fig. 1 is a diagram of the reliable communication scheme in ONoCs.
Fig. 2 is the energy detected by the output ports, (a) c2 (b) (c) c0.
Fig. 3 is the BER comparison in Μ x N mesh-based ONoCs with WDM using the present invention and traditional mesh-based ONoCs with WDM.
2019100030 10 Jan 2019
EDITORIAL NOTE
There is one page in the claims only .
2019100030 10 Jan 2019
Claims (4)
- The claims defining the invention are as follows:1. A high-reliability communication system that utilizes all-optical coding in optical networks-on-chip (ONoCs). The system utilizes the error detection and error correction feature of the linear block codes to reduce the bit error rate (BER) of the communication system, and combines the retransmission (RT) mechanism designed in the system to improve the reliability of ONoCs communication. The implementation of the present invention mainly relies on the all-optical encoder, error detection and correction module (EDC), and retransmission mechanism (RT).
- 2. An all-optical encoder (subject to claim 1).An encoder structure is designed by utilizing the characteristic that the micro-rings (MRs) resonance wavelengths are variable. Its main part consists of three XOR gates with the same structure to generate check bits. In the encoder, a continuous wave (CW) is injected from a port, while the control voltage is applied to the MRs in the form of logic “0” and “1” on the basis of the information bits to change MRs resonant state and non-resonant state. The corresponding logical number of MRs are determined by the information bits according to the linear block code check matrix. When the output port has optical signals output, it indicates that the corresponding check bit is “1”, otherwise, the corresponding check bit is “0”. Finally, the check bits combine the information bits to form a integral codeword.
- 3. Error detection and correction module (EDC) (subject to claim 1).When the transmitted optical signal arrives at the destination, it is converted into electrical signal by photoelectric detector. After receiving the electrical signals R (r6r5r4r3r2r1r0), the receiver calculates the syndrome S according to the R and the linear block code check matrix. When S = 0, it is judged that theZis correct, and when S A 0, the ~R is concluded to be incorrect. Simultaneously, EDC can correct errors according to the comparison of error location and syndrome.
- 4. Retransmission (RT) mechanism (subject to claim 1).A mechanism that can resend current data. If the EDC module determines that the received information R is in error and the errors cannot be corrected, then a signal is outputted from the EDC module. When the signal arrives at the RT module, which can close the communication pair that produces the maximum crosstalk noise for the current communication and retransmit the uncorrectable data group.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| AU2019100030A AU2019100030A4 (en) | 2019-01-10 | 2019-01-10 | A high-reliability communication system that utilizes all-optical coding in optical networks-on-chip (ONoCs) |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| AU2019100030A AU2019100030A4 (en) | 2019-01-10 | 2019-01-10 | A high-reliability communication system that utilizes all-optical coding in optical networks-on-chip (ONoCs) |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| AU2019100030A4 true AU2019100030A4 (en) | 2019-02-14 |
Family
ID=65320648
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AU2019100030A Ceased AU2019100030A4 (en) | 2019-01-10 | 2019-01-10 | A high-reliability communication system that utilizes all-optical coding in optical networks-on-chip (ONoCs) |
Country Status (1)
| Country | Link |
|---|---|
| AU (1) | AU2019100030A4 (en) |
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US11817903B2 (en) | 2020-08-06 | 2023-11-14 | Celestial Ai Inc. | Coherent photonic computing architectures |
| US11835777B2 (en) | 2022-03-18 | 2023-12-05 | Celestial Ai Inc. | Optical multi-die interconnect bridge (OMIB) |
| US12191257B2 (en) | 2022-07-26 | 2025-01-07 | Celestial Ai Inc. | Electrical bridge package with integrated off-bridge photonic channel interface |
| US12217056B2 (en) | 2023-01-27 | 2025-02-04 | Celestial Ai Inc. | Load/store unit for a tensor engine and methods for loading or storing a tensor |
| US12259575B2 (en) | 2021-06-18 | 2025-03-25 | Celestial Ai Inc. | Clock signal distribution using photonic fabric |
| US12271595B2 (en) | 2022-03-18 | 2025-04-08 | Celestial Ai Inc. | Photonic memory fabric for system memory interconnection |
| US12283584B2 (en) | 2022-07-26 | 2025-04-22 | Celestial Ai Inc. | Electrical bridge package with integrated off-bridge photonic channel interface |
| US12353988B2 (en) | 2020-07-09 | 2025-07-08 | Celestial Ai Inc. | Neuromorphic photonics with coherent linear neurons |
| US12436346B2 (en) | 2022-03-18 | 2025-10-07 | Celestial Ai Inc. | Optically bridged multicomponent package with extended temperature range |
-
2019
- 2019-01-10 AU AU2019100030A patent/AU2019100030A4/en not_active Ceased
Cited By (23)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US12353988B2 (en) | 2020-07-09 | 2025-07-08 | Celestial Ai Inc. | Neuromorphic photonics with coherent linear neurons |
| US11817903B2 (en) | 2020-08-06 | 2023-11-14 | Celestial Ai Inc. | Coherent photonic computing architectures |
| US12259575B2 (en) | 2021-06-18 | 2025-03-25 | Celestial Ai Inc. | Clock signal distribution using photonic fabric |
| US12353006B2 (en) | 2021-06-18 | 2025-07-08 | Celestial Ai Inc. | Electro-photonic network for machine learning |
| US12339490B2 (en) | 2021-06-18 | 2025-06-24 | Celestial Ai Inc. | Clock signal distribution using photonic fabric |
| US12271595B2 (en) | 2022-03-18 | 2025-04-08 | Celestial Ai Inc. | Photonic memory fabric for system memory interconnection |
| US12124095B2 (en) | 2022-03-18 | 2024-10-22 | Celestial Ai Inc. | Optical multi-die interconnect bridge with optical interface |
| US12468103B2 (en) | 2022-03-18 | 2025-11-11 | Celestial Ai Inc. | Optically bridged multicomponent package with extended temperature range |
| US12242122B2 (en) | 2022-03-18 | 2025-03-04 | Celestial Ai Inc. | Multicomponent photonically intra-die bridged assembly |
| US12442997B2 (en) | 2022-03-18 | 2025-10-14 | Celestial AI, Inc. | Optically bridged multicomponent package with extended temperature range |
| US12164161B1 (en) | 2022-03-18 | 2024-12-10 | Celestial Ai Inc. | Stacked-dies optically bridged multicomponent package |
| US12443000B2 (en) | 2022-03-18 | 2025-10-14 | Celestial Ai Inc. | Optically bridged multicomponent package with extended temperature range |
| US12298608B1 (en) | 2022-03-18 | 2025-05-13 | Celestial Ai Inc. | Optically bridged multicomponent package with extended temperature range |
| US12164162B2 (en) | 2022-03-18 | 2024-12-10 | Celestial Ai Inc. | Multicomponent photonically bridged assembly |
| US12216318B2 (en) | 2022-03-18 | 2025-02-04 | Celestial Ai Inc. | Optical bridging element for separately stacked electrical ICs |
| US11835777B2 (en) | 2022-03-18 | 2023-12-05 | Celestial Ai Inc. | Optical multi-die interconnect bridge (OMIB) |
| US12399333B2 (en) | 2022-03-18 | 2025-08-26 | Celestial AI, Inc. | Optical multi-die interconnect bridge with electrical and optical interfaces |
| US12436346B2 (en) | 2022-03-18 | 2025-10-07 | Celestial Ai Inc. | Optically bridged multicomponent package with extended temperature range |
| US12442999B2 (en) | 2022-03-18 | 2025-10-14 | Celestial Ai Inc. | Optically bridged multicomponent package with extended temperature range |
| US12442998B2 (en) | 2022-03-18 | 2025-10-14 | Celestial AI, Inc. | Optically bridged multicomponent package with extended temperature range |
| US12283584B2 (en) | 2022-07-26 | 2025-04-22 | Celestial Ai Inc. | Electrical bridge package with integrated off-bridge photonic channel interface |
| US12191257B2 (en) | 2022-07-26 | 2025-01-07 | Celestial Ai Inc. | Electrical bridge package with integrated off-bridge photonic channel interface |
| US12217056B2 (en) | 2023-01-27 | 2025-02-04 | Celestial Ai Inc. | Load/store unit for a tensor engine and methods for loading or storing a tensor |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| AU2019100030A4 (en) | A high-reliability communication system that utilizes all-optical coding in optical networks-on-chip (ONoCs) | |
| CN119182492B (en) | Encoding method, decoding method and related device | |
| WO2008145056A1 (en) | Method and device for information block coding and sync detecting | |
| CN115706622A (en) | Data transmission method, device, equipment, system and readable storage medium | |
| AU2021251993A1 (en) | Code word synchronization method, receiver, network device and network system | |
| CN109412746B (en) | Data processing method and related device | |
| US10749629B2 (en) | Soft FEC with parity check | |
| US8151165B2 (en) | Modification to Meggitt decoder for burst error correction codes | |
| CN104009823B (en) | Dislocation detection and error correction circuit in a kind of SerDes technologies | |
| WO2022228370A1 (en) | Codeword synchronization method, receiver, network device and network system | |
| US9337959B2 (en) | Defect propagation of multiple signals of various rates when mapped into a combined signal | |
| US12267210B2 (en) | Adapting forward error correction (FEC) or link parameters for improved post-FEC performance | |
| Yu et al. | Error control integration scheme for reliable NoC | |
| Nguyen et al. | Low-reliable low-latency networks optimized for HPC parallel applications | |
| CN114696969B (en) | Structure and Method of Serial UART Codec Based on Interleaved XOR Algorithm | |
| CN119544149B (en) | Method, device, equipment, system and readable storage medium for data transmission | |
| US6886126B1 (en) | Apparatus and protocol for detected error propagation in serial-transport block-coded interfaces | |
| WO2023005313A1 (en) | Link monitoring method and device | |
| Li et al. | Network Coding-Enhanced Polar Codes for Relay-Assisted Visible Light Communication Systems | |
| Bhojwani et al. | Forward error correction for on-chip interconnection networks | |
| Zheng et al. | Error correction for short-range optical interconnect using COTS transceivers | |
| Gholase et al. | Enhancement of error detection and correction capability using orthogonal code convolution | |
| Wang et al. | Design of converged network coding layer for the Ethernet and HPC high-speed network | |
| CN118041488A (en) | Data transmission method, device, system and computer readable storage medium | |
| CN120582755A (en) | A physical layer data retransmission method based on SerDes error judgment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FGI | Letters patent sealed or granted (innovation patent) | ||
| MK22 | Patent ceased section 143a(d), or expired - non payment of renewal fee or expiry |