[go: up one dir, main page]

AU2002229600A1 - An arrangement and method for transmitting data over a tdm bus - Google Patents

An arrangement and method for transmitting data over a tdm bus

Info

Publication number
AU2002229600A1
AU2002229600A1 AU2002229600A AU2960002A AU2002229600A1 AU 2002229600 A1 AU2002229600 A1 AU 2002229600A1 AU 2002229600 A AU2002229600 A AU 2002229600A AU 2960002 A AU2960002 A AU 2960002A AU 2002229600 A1 AU2002229600 A1 AU 2002229600A1
Authority
AU
Australia
Prior art keywords
signal
tdm
bus
frame
arrangement
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2002229600A
Inventor
Arild Wego
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telefonaktiebolaget LM Ericsson AB
Original Assignee
Telefonaktiebolaget LM Ericsson AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonaktiebolaget LM Ericsson AB filed Critical Telefonaktiebolaget LM Ericsson AB
Publication of AU2002229600A1 publication Critical patent/AU2002229600A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
    • H04J3/0691—Synchronisation in a TDM node
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H04L12/403—Bus networks with centralised control, e.g. polling

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Small-Scale Networks (AREA)
  • Communication Control (AREA)
  • Arrangements For Transmission Of Measured Signals (AREA)
  • Time-Division Multiplex Systems (AREA)

Abstract

The invention relates to a TDM backplane bus system, in which a Frame Synchronisation signal is developed from an external communication signal, a data clock signal is produced from a free running clock oscillator independent of the FS signal, to select the frequency of the clock signal so that the number of periods within a frame is always at least one more than the number of timeslots required, to synchronise the FS signal to the CLK signal, and supply this synchronised Frame Synchronising signal (FS-S) to the TDM-bus. Further, the exceeding period(s) is identified by introducing a carry bit in the timeslot counters, the carry bit being set each time the counter(s) exceeds the number of timeslots on the TDM bus.
AU2002229600A 2000-12-05 2001-12-04 An arrangement and method for transmitting data over a tdm bus Abandoned AU2002229600A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
NO20006185 2000-12-05
NO20006185A NO20006185L (en) 2000-12-05 2000-12-05 Method and arrangement for synchronizing a TDM bus
PCT/EP2001/014153 WO2002047302A2 (en) 2000-12-05 2001-12-04 An arrangement and method for transmitting data over a tdm bus

Publications (1)

Publication Number Publication Date
AU2002229600A1 true AU2002229600A1 (en) 2002-06-18

Family

ID=19911874

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2002229600A Abandoned AU2002229600A1 (en) 2000-12-05 2001-12-04 An arrangement and method for transmitting data over a tdm bus

Country Status (7)

Country Link
US (1) US7058073B2 (en)
EP (1) EP1340330B1 (en)
AT (1) ATE373354T1 (en)
AU (1) AU2002229600A1 (en)
DE (1) DE60130480T2 (en)
NO (1) NO20006185L (en)
WO (1) WO2002047302A2 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10327548B4 (en) 2003-06-18 2014-05-22 Robert Bosch Gmbh Method and device for exchanging data via a bus system
US7805403B2 (en) * 2007-01-07 2010-09-28 Apple Inc. Synchronization methods and systems
DE102018201302A1 (en) * 2018-01-29 2019-08-01 Robert Bosch Gmbh Method for operating a radar sensor system in a motor vehicle
US11789071B2 (en) * 2021-01-12 2023-10-17 Texas Instruments Incorporated High speed integrated circuit testing

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5088089A (en) * 1989-12-15 1992-02-11 Alcatel Na Network Systems Corp. Apparatus for programmably accessing and assigning time slots in a time division multiplexed communication system
SE468495B (en) * 1991-05-29 1993-01-25 Ellemtel Utvecklings Ab SETTING AND DEVICE TO SYNCHRONIZE TWO OR MULTIPLE MULTIPLE TYPE COMMUNICATIONS
CA2047641C (en) * 1991-07-23 2000-01-11 Ed Gancarcik Basic rate interface
US5544324A (en) * 1992-11-02 1996-08-06 National Semiconductor Corporation Network for transmitting isochronous-source data using a frame structure with variable number of time slots to compensate for timing variance between reference clock and data rate
US5483528A (en) * 1994-10-11 1996-01-09 Telex Communications, Inc. TDM digital matrix intercom system
US6072796A (en) * 1995-06-14 2000-06-06 Avid Technology, Inc. Apparatus and method for accessing memory in a TDM network

Also Published As

Publication number Publication date
WO2002047302A3 (en) 2003-06-05
US7058073B2 (en) 2006-06-06
DE60130480T2 (en) 2008-06-19
EP1340330B1 (en) 2007-09-12
WO2002047302A2 (en) 2002-06-13
EP1340330A2 (en) 2003-09-03
NO20006185L (en) 2002-06-06
ATE373354T1 (en) 2007-09-15
NO20006185D0 (en) 2000-12-05
US20020067737A1 (en) 2002-06-06
DE60130480D1 (en) 2007-10-25

Similar Documents

Publication Publication Date Title
EP1417785A4 (en) System and method for synchronizing telecom-related clocks in ethernet-based passive optical access network
WO2003041284A3 (en) Multiple dataport clock synchronization
MY128467A (en) Time synchronization for data over a powerline modem network.
WO2004059471A3 (en) Clock skew compensation apparatus and method
WO2002013011A3 (en) Synchronized sampling on a multiprocessor backplane via a broadcast timestamp
EP0903885A3 (en) Clock recovery circuit
EP0352081A3 (en) Efficient protocol for communicating between asynchronous devices
IL164037A (en) Synchronization system for all optical slotted ring dynamic networks
WO2003096580A3 (en) Synchronization for extending battery life
DE3464308D1 (en) Multipoint data communications
CA2295313A1 (en) Method and mobile radio for digital radio transmission of data
EP0503657B1 (en) Pulse stuffing apparatus and method
GB2330277A (en) Method and apparatus for synchronizing frames within a continuous stream of digital data
IE780943L (en) Time base
AU2002229600A1 (en) An arrangement and method for transmitting data over a tdm bus
WO2003088595A3 (en) Synchronization in a communication system
TW430803B (en) Clock synchronous memory
EP1313254A3 (en) Data transmitting unit, data communicating apparatus and data communicating method
ES2118138T3 (en) IMPROVEMENTS IN DIGITAL COMMUNICATION SYSTEMS OR RELATED TO THEM.
TW263643B (en) Data communication system with time synchronization
CA2239317A1 (en) Method and apparatus for synchronizing signals
EP1296476A3 (en) Synchronization in a signal processing apparatus
KR100315702B1 (en) Method for generating data clock and byte clock and apparatus therefor
KR100226665B1 (en) The remote alarm apparatus for t1 network in packet communication system
US20030123489A1 (en) Circuit for generating time division multiplex signal