[go: up one dir, main page]

AU2002240974A1 - Xdsl-to-pci controller - Google Patents

Xdsl-to-pci controller

Info

Publication number
AU2002240974A1
AU2002240974A1 AU2002240974A AU2002240974A AU2002240974A1 AU 2002240974 A1 AU2002240974 A1 AU 2002240974A1 AU 2002240974 A AU2002240974 A AU 2002240974A AU 2002240974 A AU2002240974 A AU 2002240974A AU 2002240974 A1 AU2002240974 A1 AU 2002240974A1
Authority
AU
Australia
Prior art keywords
xdsl
pci controller
pci
controller
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2002240974A
Inventor
Vesa Rantamaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
VDSL Systems Oy
Original Assignee
VDSL Systems Oy
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by VDSL Systems Oy filed Critical VDSL Systems Oy
Publication of AU2002240974A1 publication Critical patent/AU2002240974A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/382Information transfer, e.g. on bus using universal interface adapter
    • G06F13/387Information transfer, e.g. on bus using universal interface adapter for adaptation of different data processing systems to different peripheral devices, e.g. protocol converters for incompatible systems, open system
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0024Peripheral component interconnect [PCI]

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
AU2002240974A 2002-03-14 2002-03-14 Xdsl-to-pci controller Abandoned AU2002240974A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/FI2002/000207 WO2003077137A1 (en) 2002-03-14 2002-03-14 Xdsl-to-pci controller

Publications (1)

Publication Number Publication Date
AU2002240974A1 true AU2002240974A1 (en) 2003-09-22

Family

ID=27799038

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2002240974A Abandoned AU2002240974A1 (en) 2002-03-14 2002-03-14 Xdsl-to-pci controller

Country Status (2)

Country Link
AU (1) AU2002240974A1 (en)
WO (1) WO2003077137A1 (en)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5297242A (en) * 1989-12-15 1994-03-22 Nec Corporation DMA controller performing data transfer by 2-bus cycle transfer manner
US6292873B1 (en) * 1998-05-22 2001-09-18 Hewlett-Packard Company Dual-ported electronic random access memory that does not introduce additional wait states and that does not cause retransmission of data during shared access
US6341328B1 (en) * 1999-04-20 2002-01-22 Lucent Technologies, Inc. Method and apparatus for using multiple co-dependent DMA controllers to provide a single set of read and write commands
DE69931160T2 (en) * 1999-10-08 2006-09-28 Hewlett-Packard Development Co., L.P., Houston Device for processing SONET or SDH frames on a PCI bus

Also Published As

Publication number Publication date
WO2003077137A1 (en) 2003-09-18

Similar Documents

Publication Publication Date Title
AU2002335152A1 (en) Robot-phone
AU2003254957A1 (en) Controller
AU2003280669A1 (en) Controller
AU2003211885A1 (en) Humidity controller
AU2002349553A1 (en) Remote controller
AU2002367810A1 (en) Bis-transition-metal-chelate-probes
AU2003221040A1 (en) Device controller
AU2002368348A1 (en) Electrosomatogram
AU2002348964A1 (en) Snowbike
AU2002341221A1 (en) Honey-brandy
AU2002344387A1 (en) Multifunction-pillow
AUPS098402A0 (en) Boomgate controller
AU2002240974A1 (en) Xdsl-to-pci controller
AU2003901365A0 (en) Boomgate controller
AU2002100280A4 (en) Proshoe
AU2002100026A4 (en) Disc400
AU2002100541A4 (en) Backmate
AU2002100602A4 (en) Bonsystem
AU2002100655A4 (en) Armamulch
AU2002100747A4 (en) Powersell
AU2002100508A4 (en) Photocard
AU2002100498A4 (en) Linline
AU2002100468A4 (en) Flexi-edger
AU2002951171A0 (en) Indoor environvental controller
AU2002244929A1 (en) Controller

Legal Events

Date Code Title Description
MK6 Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase