[go: up one dir, main page]

AR246125A1 - Una combinacion en una disposicion de procesamiento de datos. - Google Patents

Una combinacion en una disposicion de procesamiento de datos.

Info

Publication number
AR246125A1
AR246125A1 AR90317010A AR31701090A AR246125A1 AR 246125 A1 AR246125 A1 AR 246125A1 AR 90317010 A AR90317010 A AR 90317010A AR 31701090 A AR31701090 A AR 31701090A AR 246125 A1 AR246125 A1 AR 246125A1
Authority
AR
Argentina
Prior art keywords
provision
sub
command
main
access door
Prior art date
Application number
AR90317010A
Other languages
English (en)
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of AR246125A1 publication Critical patent/AR246125A1/es

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
    • G06F13/126—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine and has means for transferring I/O instructions and statuses between control unit and main processor

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Multi Processors (AREA)
  • Computer And Data Communications (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)
  • Storage Device Security (AREA)

Abstract

UNA COMBINACION EN UNA DISPOSICION DE PROCESAMIENTO DE DATOS QUE INCLUYE UNA DISPOSICION PRINCIPAL Y UNA SUBDISPOSICION QUE PUEDE TENER CONECTADOS DISPOSITIVOS, COMPRENDE: UNA INTERFASE DE COMANDO DE TRANSFERENCIA DE INFORMACION ENTRE LA DISPOSICION PRINCIPAL Y UNA DE DICHAS SUBDISPOSICIONES, INCLUYENDO LA INTERFASE DE COMANDO: UNA PRIMER PUERTA DE ACCESO RECEPTORA DE UN COMANDO DIRECTOO UN COMANDO INDIRECTO CONECTADO A LA DISPOSICION PRINCIPAL (CUYOS COMANDOS SON INDICATIVOS DEL TIPO DE OPERACION A SER REALIZADA POR UNA DE LAS SUBDISPOSICIONES MENCIONADAS O UN DISPOSITIVO CONECTADO); Y UNA SEGUNDA PUERTA DE ACCESO CONECTADA A LA DISPOSICION PRINCIPAL (QUE RECIBE UN CODIGO INDICATIVO DE CUALES DE LAS SUBDISPOSICIONES O DISPOSITIVOS CONECTADOS DEBEN EJECTUAR EL COMANDORECIBIDO EN LA PRIMERA PUERTA DE ACCESO).
AR90317010A 1989-06-09 1990-06-01 Una combinacion en una disposicion de procesamiento de datos. AR246125A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/364,931 US5131082A (en) 1989-06-09 1989-06-09 Command delivery for a computing system for transfers between a host and subsystem including providing direct commands or indirect commands indicating the address of the subsystem control block

Publications (1)

Publication Number Publication Date
AR246125A1 true AR246125A1 (es) 1994-03-30

Family

ID=23436743

Family Applications (1)

Application Number Title Priority Date Filing Date
AR90317010A AR246125A1 (es) 1989-06-09 1990-06-01 Una combinacion en una disposicion de procesamiento de datos.

Country Status (16)

Country Link
US (1) US5131082A (es)
EP (1) EP0402054B1 (es)
JP (1) JPH0670783B2 (es)
KR (1) KR920008459B1 (es)
CN (1) CN1021380C (es)
AR (1) AR246125A1 (es)
AU (1) AU630699B2 (es)
BR (1) BR9002710A (es)
CA (1) CA2012400C (es)
CO (1) CO4700362A1 (es)
DE (1) DE69031547T2 (es)
GB (1) GB9008084D0 (es)
MY (1) MY105624A (es)
NZ (1) NZ233824A (es)
PE (1) PE34890A1 (es)
PH (1) PH31356A (es)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5850573A (en) * 1990-08-16 1998-12-15 Canon Kabushiki Kaisha Control method for peripheral device in host computer connectable to a plurality of peripheral devices
US5251312A (en) * 1991-12-30 1993-10-05 Sun Microsystems, Inc. Method and apparatus for the prevention of race conditions during dynamic chaining operations
US5388218A (en) * 1992-02-14 1995-02-07 Advanced Micro Devices, Inc. Apparatus and method for supporting a transfer trapping discipline for a non-enabled peripheral unit within a computing system
IL105638A0 (en) * 1992-05-13 1993-09-22 Southwest Bell Tech Resources Storage controlling system and method for transferring information
US5659690A (en) * 1992-10-15 1997-08-19 Adaptec, Inc. Programmably configurable host adapter integrated circuit including a RISC processor
US5613141A (en) * 1992-10-19 1997-03-18 International Business Machines Corporation Data storage subsystem having dedicated links connecting a host adapter, controller and direct access storage devices
US5794056A (en) * 1993-10-04 1998-08-11 International Business Machines Corporation System for automatic buffering of commands for DASD units
US5630147A (en) * 1993-12-17 1997-05-13 Intel Corporation System management shadow port
AU1930595A (en) * 1995-02-24 1996-09-11 Intel Corporation System management shadow port
US5802546A (en) * 1995-12-13 1998-09-01 International Business Machines Corp. Status handling for transfer of data blocks between a local side and a host side
US5794069A (en) * 1995-12-13 1998-08-11 International Business Machines Corp. Information handling system using default status conditions for transfer of data blocks
US5923896A (en) * 1996-03-15 1999-07-13 Adaptec, Inc. Method for sequencing execution of I/O command blocks in a chain structure by setting hold-off flags and configuring a counter in each I/O command block
US5991861A (en) * 1996-03-15 1999-11-23 Adaptec, Inc. Method of enabling and disabling a data function in an integrated circuit
US5892969A (en) * 1996-03-15 1999-04-06 Adaptec, Inc. Method for concurrently executing a configured string of concurrent I/O command blocks within a chain to perform a raid 5 I/O operation
US5797034A (en) * 1996-03-15 1998-08-18 Adaptec, Inc. Method for specifying execution of only one of a pair of I/O command blocks in a chain structure
US5850567A (en) * 1996-03-15 1998-12-15 Adaptec, Inc. Method for specifying concurrent execution of a string of I/O command blocks in a chain structure
US5881250A (en) * 1996-03-15 1999-03-09 Adaptec, Inc. Host adapter system including an integrated PCI buffer controller and XOR function circuit
US5867732A (en) * 1996-03-15 1999-02-02 Adaptec, Inc. Hardware method for verifying that an area of memory has only zero values
US5758187A (en) * 1996-03-15 1998-05-26 Adaptec, Inc. Method for enhancing performance of a RAID 1 read operation using a pair of I/O command blocks in a chain structure
US5974530A (en) * 1996-03-15 1999-10-26 Adaptec, Inc. Integrated PCI buffer controller and XOR function circuit
US5812877A (en) * 1996-03-15 1998-09-22 Adaptec, Inc. I/O command block chain structure in a memory
JPH1097385A (ja) * 1996-09-19 1998-04-14 Toshiba Corp ディスク記録再生装置及び同装置に適用するインターフェース制御装置
KR100512165B1 (ko) * 1998-05-08 2005-11-11 삼성전자주식회사 충전 가능한 배터리의 용량 측정 방법
US7444642B2 (en) * 2001-11-15 2008-10-28 Intel Corporation Method for indicating completion status of asynchronous events
CN100461716C (zh) * 2005-01-28 2009-02-11 华为技术有限公司 基于模拟端口的通信方法
US8719516B2 (en) 2009-10-21 2014-05-06 Micron Technology, Inc. Memory having internal processors and methods of controlling memory access
US9952801B2 (en) * 2015-06-26 2018-04-24 Intel Corporation Accelerated address indirection table lookup for wear-leveled non-volatile memory
US10318193B2 (en) * 2015-09-14 2019-06-11 Sandisk Technologies Llc Systems and methods of command authorization

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3787891A (en) * 1972-07-03 1974-01-22 Ibm Signal processor instruction for non-blocking communication between data processing units
US3778780A (en) * 1972-07-05 1973-12-11 Ibm Operation request block usage
AU518055B2 (en) * 1977-06-06 1981-09-10 Sits Soc It Telecom Siemens Interface unit between a data processor anda remote unit
SU752318A1 (ru) * 1978-07-17 1980-07-30 Предприятие П/Я А-7390 Мультиплексный канал
US4783739A (en) * 1979-11-05 1988-11-08 Geophysical Service Inc. Input/output command processor
US4445176A (en) * 1979-12-28 1984-04-24 International Business Machines Corporation Block transfers of information in data processing networks
US4449182A (en) * 1981-10-05 1984-05-15 Digital Equipment Corporation Interface between a pair of processors, such as host and peripheral-controlling processors in data processing systems
US4553202A (en) * 1982-05-06 1985-11-12 International Business Machines Corporation User controlled dialog resource switching in a multi-tasking word processor
US4653020A (en) * 1983-10-17 1987-03-24 International Business Machines Corporation Display of multiple data windows in a multi-tasking system
US4855949A (en) * 1986-05-05 1989-08-08 Garland Anthony C NOCHANGE attribute mode
EP0365731B1 (en) * 1988-10-28 1994-07-27 International Business Machines Corporation Method and apparatus for transferring messages between source and destination users through a shared memory

Also Published As

Publication number Publication date
MY105624A (en) 1994-11-30
KR920008459B1 (ko) 1992-09-30
BR9002710A (pt) 1991-08-20
JPH0322162A (ja) 1991-01-30
DE69031547D1 (de) 1997-11-13
EP0402054A2 (en) 1990-12-12
US5131082A (en) 1992-07-14
GB9008084D0 (en) 1990-06-06
JPH0670783B2 (ja) 1994-09-07
EP0402054B1 (en) 1997-10-08
AU5597890A (en) 1990-12-13
EP0402054A3 (en) 1992-08-05
PH31356A (en) 1998-07-31
DE69031547T2 (de) 1998-03-26
CO4700362A1 (es) 1998-12-29
KR910001557A (ko) 1991-01-31
CN1048938A (zh) 1991-01-30
NZ233824A (en) 1992-09-25
PE34890A1 (es) 1991-01-18
CA2012400C (en) 1999-03-30
AU630699B2 (en) 1992-11-05
CA2012400A1 (en) 1990-12-09
CN1021380C (zh) 1993-06-23

Similar Documents

Publication Publication Date Title
AR246125A1 (es) Una combinacion en una disposicion de procesamiento de datos.
DK59487A (da) Lager for en databehandlingsenhed
ES2118738T3 (es) Aparato para el proceso de datos que utiliza una ucp.
ES2095841T3 (es) Aparato y metodo para el proceso de imagenes.
DE68918754D1 (de) Datenverarbeitungsgerät mit selektivem Befehlsvorausholen.
ES2162935T3 (es) Sistema de control de acceso basado en tarjeta inteligente con seguridad mejorada.
DE3778558D1 (de) Datenverarbeitungsgeraet.
DE3789122D1 (de) Datenverarbeitungsvorrichtung.
ATE99817T1 (de) System zur bargeldlosen durchfuehrung von transaktionen.
KR880011700A (ko) 데이터 기억방식
DE69021230D1 (de) Halbleiter-Speichereinrichtung mit einer Ausgangsdaten-Puffereinheit, die entweder die normale Zugriffsbetriebsart oder die Testbetriebsart aufweist.
ATE213555T1 (de) Transponder system mit quittierungen assoziiert mit dem entsprechenden transponder
ES2091427T3 (es) Dispositivo de tratamiento de las informaciones relativas a las averias detectadas por una o varias unidades centrales de un aeronave.
DE3851041D1 (de) Sicheres Datenverarbeitungssystem, das Artikelbausteine benutzt.
GB1405334A (en) Data processing systems
AR245996A1 (es) Una disposicion de procesamiento de datos.
NO884748L (no) (met)akrylatpolymer, samt anvendelse derav.
ES2142297T1 (es) Vinculacion de sistemas heterogeneos.
JPS643706A (en) Controller
JPS53134334A (en) Prefetch system in information processor having buffer memory
JPS6412350A (en) Disk cache control system
JPS52104024A (en) Information check system
JPS57157333A (en) Memory address control system
JPS52112237A (en) Memory control unit
JPS6455689A (en) Card device