[go: up one dir, main page]

NO962511D0 - Låse-alarmkrets for en frekvenssyntetisator - Google Patents

Låse-alarmkrets for en frekvenssyntetisator

Info

Publication number
NO962511D0
NO962511D0 NO962511A NO962511A NO962511D0 NO 962511 D0 NO962511 D0 NO 962511D0 NO 962511 A NO962511 A NO 962511A NO 962511 A NO962511 A NO 962511A NO 962511 D0 NO962511 D0 NO 962511D0
Authority
NO
Norway
Prior art keywords
detector
signal
pct
state
alarm circuit
Prior art date
Application number
NO962511A
Other languages
English (en)
Other versions
NO962511L (no
Inventor
Olli-Pekka Raikaa
Original Assignee
Nokia Telecommunications Oy
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Telecommunications Oy filed Critical Nokia Telecommunications Oy
Publication of NO962511D0 publication Critical patent/NO962511D0/no
Publication of NO962511L publication Critical patent/NO962511L/no

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/095Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using a lock detector
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S331/00Oscillators
    • Y10S331/02Phase locked loop having lock indicating or detecting means

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Emergency Alarm Devices (AREA)
  • Alarm Systems (AREA)
  • Burglar Alarm Systems (AREA)
NO962511A 1994-10-14 1996-06-13 Låse-alarmkrets for en frekvenssyntetisator NO962511L (no)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI944856A FI97578C (fi) 1994-10-14 1994-10-14 Syntesoijan lukkiutumisen hälytyskytkentä
PCT/FI1995/000564 WO1996012348A1 (en) 1994-10-14 1995-10-11 A lock alarm circuit for a frequency synthesizer

Publications (2)

Publication Number Publication Date
NO962511D0 true NO962511D0 (no) 1996-06-13
NO962511L NO962511L (no) 1996-06-13

Family

ID=8541594

Family Applications (1)

Application Number Title Priority Date Filing Date
NO962511A NO962511L (no) 1994-10-14 1996-06-13 Låse-alarmkrets for en frekvenssyntetisator

Country Status (11)

Country Link
US (1) US5625326A (no)
EP (1) EP0734616B1 (no)
JP (1) JP3167333B2 (no)
CN (1) CN1062397C (no)
AT (1) ATE220264T1 (no)
AU (1) AU699831B2 (no)
DE (1) DE69527274T2 (no)
ES (1) ES2178679T3 (no)
FI (1) FI97578C (no)
NO (1) NO962511L (no)
WO (1) WO1996012348A1 (no)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6583675B2 (en) * 2001-03-20 2003-06-24 Broadcom Corporation Apparatus and method for phase lock loop gain control using unit current sources
US7027796B1 (en) * 2001-06-22 2006-04-11 Rfmd Wpan, Inc. Method and apparatus for automatic fast locking power conserving synthesizer

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4034310A (en) * 1977-01-05 1977-07-05 Coe Thomas F Phase-locked loop oscillator
US4330758A (en) * 1980-02-20 1982-05-18 Motorola, Inc. Synchronized frequency synthesizer with high speed lock
US4499434A (en) * 1982-07-19 1985-02-12 Rockwell International Corporation PLL Phase error alarm related to associated receiver
JPH0214589A (ja) * 1988-06-30 1990-01-18 Hoya Corp レーザ発振方法及びレーザ装置
EP0380946B1 (de) * 1989-01-31 1994-09-14 Siemens Aktiengesellschaft Verfahren zur Überwachung der Regelfähigkeit eines Phasenregelkreises
JP2638286B2 (ja) * 1990-10-31 1997-08-06 日本電気株式会社 位相比較回路
DE69118813T2 (de) * 1990-10-31 1996-09-26 Nippon Electric Co Funksende-Empfangsgerät mit PLL-Synthese
US5304953A (en) * 1993-06-01 1994-04-19 Motorola, Inc. Lock recovery circuit for a phase locked loop

Also Published As

Publication number Publication date
ES2178679T3 (es) 2003-01-01
DE69527274D1 (de) 2002-08-08
EP0734616A1 (en) 1996-10-02
AU699831B2 (en) 1998-12-17
FI944856A0 (fi) 1994-10-14
WO1996012348A1 (en) 1996-04-25
JP3167333B2 (ja) 2001-05-21
NO962511L (no) 1996-06-13
FI97578C (fi) 1997-01-10
FI944856A7 (fi) 1996-04-15
DE69527274T2 (de) 2002-11-21
US5625326A (en) 1997-04-29
ATE220264T1 (de) 2002-07-15
JPH09507365A (ja) 1997-07-22
CN1062397C (zh) 2001-02-21
EP0734616B1 (en) 2002-07-03
FI97578B (fi) 1996-09-30
AU3655895A (en) 1996-05-06
CN1136868A (zh) 1996-11-27

Similar Documents

Publication Publication Date Title
ATE210316T1 (de) Dreifach redundantes modulares rechnersystem
ES2120877A1 (es) Circuito y metodo de sincronizacion de fase para un bucle de enganche de fase.
KR920704411A (ko) 전압 제어형 발진 회로 및 위상 동기 회로
TW200509699A (en) Digital transmission system and clock pulse reproducing device
KR960012738A (ko) 저 전력 궤환 경로의 위상 동기 루프 및 작동 방법
KR890013897A (ko) 고속 고정 전류감소 및 클램핑 회로를 구비한 위상 고정 루프
KR950022154A (ko) 클록 신호 발생 회로
CA2010265A1 (en) Phase-locked loop apparatus
KR960016151A (ko) 고주파수의 위상 로크 루프 회로
KR940012854A (ko) 안정된 위상 변별기를 갖는 위상 동기 루프
NO962511D0 (no) Låse-alarmkrets for en frekvenssyntetisator
EP0355466A3 (en) Integrated circuit with clock generator circuit
ES2094154T3 (es) Reduccion de corriente en un sintetizador.
KR900015469A (ko) Afc 회로
TW331055B (en) Phase locked loop having DC level capture circuit
WO2002009290A3 (en) Analog phase locked loop holdover
ATE304241T1 (de) Frequenzregelkreis, taktwiederherstellungsschaltung und empfänger
KR930003564A (ko) 위상동기 루프를 구비한 장치
DK224688A (da) Oscillatorindretning til frembringelse af mindst to forskellige frekvenser
KR940023019A (ko) 클럭 분배 회로
KR960039654A (ko) 초고주파 발진기의 위상고정루프
KR900019450A (ko) 사설교환기와 u인터페이스 카드와의 프레임 동기회로
IT1271645B (it) Metodo e dispositivo per la generazione di un segnale portante locale
IT1252241B (it) Metodo e sistema per la riduzione del jitter di una struttura a pll (phase loked loop) caratterizzato da un rapporto razionale tra le le frequenze d`ingresso e di uscita.
DE59204465D1 (de) Phasenregelkreis.

Legal Events

Date Code Title Description
FC2A Withdrawal, rejection or dismissal of laid open patent application