[go: up one dir, main page]

NO872916L - FremgangsmŸte for Ÿ tilveiebringe av passive tynnsjiktkretser med forskjellige resistansesjikt og en passiv krets fremstilt ved fremgangsmŸten. - Google Patents

FremgangsmŸte for Ÿ tilveiebringe av passive tynnsjiktkretser med forskjellige resistansesjikt og en passiv krets fremstilt ved fremgangsmŸten.

Info

Publication number
NO872916L
NO872916L NO872916A NO872916A NO872916L NO 872916 L NO872916 L NO 872916L NO 872916 A NO872916 A NO 872916A NO 872916 A NO872916 A NO 872916A NO 872916 L NO872916 L NO 872916L
Authority
NO
Norway
Prior art keywords
procedure
passive
thin layer
different resistance
circuit made
Prior art date
Application number
NO872916A
Other languages
English (en)
Other versions
NO872916D0 (no
NO173037C (no
NO173037B (no
Inventor
Giampiero Ferraris
Antonio Tersalvi
Original Assignee
Sits Soc It Telecom Siemens
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sits Soc It Telecom Siemens filed Critical Sits Soc It Telecom Siemens
Publication of NO872916D0 publication Critical patent/NO872916D0/no
Publication of NO872916L publication Critical patent/NO872916L/no
Publication of NO173037B publication Critical patent/NO173037B/no
Publication of NO173037C publication Critical patent/NO173037C/no

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49082—Resistor making
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49082—Resistor making
    • Y10T29/49099—Coating resistive material on a base
NO872916A 1986-07-15 1987-07-13 Fremgangsmaate for aa tilveiebringe passive tynnsjikt-kretser, og en passiv krets fremstilt ved fremgangsmaaten NO173037C (no)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT21126/86A IT1197776B (it) 1986-07-15 1986-07-15 Processo per l'ottenimento di circuiti passivi a strato sottile con linee resistive a differenti resistenze di strato e circuito passivo realizzato con il processo suddetto

Publications (4)

Publication Number Publication Date
NO872916D0 NO872916D0 (no) 1987-07-13
NO872916L true NO872916L (no) 1988-01-18
NO173037B NO173037B (no) 1993-07-05
NO173037C NO173037C (no) 1993-10-13

Family

ID=11177117

Family Applications (1)

Application Number Title Priority Date Filing Date
NO872916A NO173037C (no) 1986-07-15 1987-07-13 Fremgangsmaate for aa tilveiebringe passive tynnsjikt-kretser, og en passiv krets fremstilt ved fremgangsmaaten

Country Status (7)

Country Link
US (1) US5152869A (no)
EP (1) EP0256568B1 (no)
JP (1) JPH07101730B2 (no)
DE (1) DE3772900D1 (no)
GR (1) GR3003237T3 (no)
IT (1) IT1197776B (no)
NO (1) NO173037C (no)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1197776B (it) * 1986-07-15 1988-12-06 Gte Telecom Spa Processo per l'ottenimento di circuiti passivi a strato sottile con linee resistive a differenti resistenze di strato e circuito passivo realizzato con il processo suddetto
IT1216135B (it) * 1988-03-18 1990-02-22 Sits Soc It Telecom Siemens Dielettrico mediante deposizioni in processo per la realizzazione di vuoto di metalli, e relativo fori metallizzati in un substrato prodotto ottenuto.
US5310965A (en) * 1991-08-28 1994-05-10 Nec Corporation Multi-level wiring structure having an organic interlayer insulating film
US5288951A (en) * 1992-10-30 1994-02-22 At&T Bell Laboratories Copper-based metallizations for hybrid integrated circuits
US5352331A (en) * 1993-12-07 1994-10-04 Trw Inc. Cermet etch technique for integrated circuits
EP0697723A3 (en) * 1994-08-15 1997-04-16 Ibm Process for metallizing an insulating layer
US6498385B1 (en) 1999-09-01 2002-12-24 International Business Machines Corporation Post-fuse blow corrosion prevention structure for copper fuses
DE10039710B4 (de) * 2000-08-14 2017-06-22 United Monolithic Semiconductors Gmbh Verfahren zur Herstellung passiver Bauelemente auf einem Halbleitersubstrat
US6475400B2 (en) 2001-02-26 2002-11-05 Trw Inc. Method for controlling the sheet resistance of thin film resistors
DE10213940A1 (de) * 2002-03-28 2003-10-30 Bosch Gmbh Robert Verfahren zur Herstellung einer auf einem Substrat aufgebauten Dünnschichtanordnung, insbesondere Sensoranordnung sowie eine Dünnschichtanordnung
TWI266568B (en) * 2004-03-08 2006-11-11 Brain Power Co Method for manufacturing embedded thin film resistor on printed circuit board
US7199016B2 (en) 2004-08-13 2007-04-03 Raytheon Company Integrated circuit resistor
JP2009295346A (ja) * 2008-06-03 2009-12-17 Hitachi Cable Ltd 電気接点層付金属材及びその製造方法
US8242876B2 (en) 2008-09-17 2012-08-14 Stmicroelectronics, Inc. Dual thin film precision resistance trimming
US8659085B2 (en) 2010-08-24 2014-02-25 Stmicroelectronics Pte Ltd. Lateral connection for a via-less thin film resistor
US8436426B2 (en) * 2010-08-24 2013-05-07 Stmicroelectronics Pte Ltd. Multi-layer via-less thin film resistor
US8400257B2 (en) 2010-08-24 2013-03-19 Stmicroelectronics Pte Ltd Via-less thin film resistor with a dielectric cap
US8927909B2 (en) 2010-10-11 2015-01-06 Stmicroelectronics, Inc. Closed loop temperature controlled circuit to improve device stability
US9159413B2 (en) 2010-12-29 2015-10-13 Stmicroelectronics Pte Ltd. Thermo programmable resistor based ROM
US8809861B2 (en) 2010-12-29 2014-08-19 Stmicroelectronics Pte Ltd. Thin film metal-dielectric-metal transistor
US8981527B2 (en) * 2011-08-23 2015-03-17 United Microelectronics Corp. Resistor and manufacturing method thereof
US8526214B2 (en) 2011-11-15 2013-09-03 Stmicroelectronics Pte Ltd. Resistor thin film MTP memory
US9140735B2 (en) 2013-05-03 2015-09-22 Infineon Technologies Ag Integration of current measurement in wiring structure of an electronic circuit

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3423821A (en) * 1965-03-18 1969-01-28 Hitachi Ltd Method of producing thin film integrated circuits
US4112196A (en) * 1977-01-24 1978-09-05 National Micronetics, Inc. Beam lead arrangement for microelectronic devices
US4226932A (en) * 1979-07-05 1980-10-07 Gte Automatic Electric Laboratories Incorporated Titanium nitride as one layer of a multi-layered coating intended to be etched
JPS57113264A (en) * 1980-12-29 1982-07-14 Fujitsu Ltd Manufacture of mis type capacitor
DE3200983A1 (de) * 1982-01-14 1983-07-21 Siemens AG, 1000 Berlin und 8000 München Elektrisches netzwerk
IT1197776B (it) * 1986-07-15 1988-12-06 Gte Telecom Spa Processo per l'ottenimento di circuiti passivi a strato sottile con linee resistive a differenti resistenze di strato e circuito passivo realizzato con il processo suddetto
US4801469A (en) * 1986-08-07 1989-01-31 The United States Of America As Represented By The Department Of Energy Process for obtaining multiple sheet resistances for thin film hybrid microcircuit resistors

Also Published As

Publication number Publication date
NO872916D0 (no) 1987-07-13
IT1197776B (it) 1988-12-06
GR3003237T3 (en) 1993-02-17
US5152869A (en) 1992-10-06
IT8621126A0 (it) 1986-07-15
JPS6329961A (ja) 1988-02-08
NO173037C (no) 1993-10-13
EP0256568A3 (en) 1988-08-10
DE3772900D1 (de) 1991-10-17
IT8621126A1 (it) 1988-01-15
NO173037B (no) 1993-07-05
EP0256568A2 (en) 1988-02-24
JPH07101730B2 (ja) 1995-11-01
EP0256568B1 (en) 1991-09-11

Similar Documents

Publication Publication Date Title
NO872916L (no) FremgangsmŸte for Ÿ tilveiebringe av passive tynnsjiktkretser med forskjellige resistansesjikt og en passiv krets fremstilt ved fremgangsmŸten.
DE3778261D1 (de) Substrat mit mehrschichtiger verdrahtung.
DE69300907D1 (de) Keramisches Mehrschichtsubstrat mit Gradienten-Kontaktlöchern.
DE68913061D1 (de) Halbleitervorrichtungen mit Mehrlagen-Metallverbindungen.
DE3851042D1 (de) Opake Mehrschichtfolie mit inhärenter Delaminierungsstabilität.
DK599287A (da) Fremgangsmaade til fremstilling af en flerlagskredsloebsplade samt en ifoelge fremgangsmaaden fremstillet kredsloebsplade
EP0624904A3 (en) Multi-layer wiring board and its manufacture.
DE3853613D1 (de) Mikrorechner mit flexiblen anwendungsspezifischen integrierten Schaltungen.
FI871930L (fi) Kroppar med laog ytmotstaond.
DE69106225D1 (de) Integrierte Schaltungseinheit mit flexiblem Substrat.
DK201690A (da) Fremgangsmaade til fremstilling af trykte kredsloeb
IT1236637B (it) Substrato ceramico con fori passanti riempiti con metallo per microcircuiti ibridi e procedimento per fabbricare il medesimo.
DE69007452D1 (de) Mehrlagenschaltungsstruktur.
DE3774171D1 (de) Mehrschicht-filmwiderstand mit hohem widerstand und hoher stabilitaet.
EP0603623A3 (en) Connection of layers and multilayer circuit board.
FI893379L (fi) Baerplan med laog resistans.
DE3751019D1 (de) Laminat enthalted ein Substrat und ein Trennmittel und dessen Herstellungsverfahren.
DE3873938D1 (de) Laminiertes substrat fuer integrierte schaltungen.
DE69010034D1 (de) Halbleiteranordnung mit einer Schutzschaltung.
FR2669468B1 (fr) Circuit integre a semiconducteur multicouche.
DE3879333D1 (de) Halbleiteranordnung mit mehrschichtleiter.
NO900676D0 (no) Broennutstyr for avlasting av overtrykk i en foringsroerperforator.
DE3786563D1 (de) Photopolymerisierbare schichten mit silika-weichmacher-kombination.
NO893673D0 (no) Fremgangsmaate til fremstilling av fleksible elektroniske kretser under anvendelse av et laminerende klebemiddel.
FI904791A7 (fi) Valokuvausmateriaalin aluskerroksia, joilla on parantuneet päällystysominaisuudet