[go: up one dir, main page]

NO811388L - KEY PROTECTION FOR DIGITAL TRANSFER OF AUDIO PROGRAMS - Google Patents

KEY PROTECTION FOR DIGITAL TRANSFER OF AUDIO PROGRAMS

Info

Publication number
NO811388L
NO811388L NO811388A NO811388A NO811388L NO 811388 L NO811388 L NO 811388L NO 811388 A NO811388 A NO 811388A NO 811388 A NO811388 A NO 811388A NO 811388 L NO811388 L NO 811388L
Authority
NO
Norway
Prior art keywords
bit
store
control unit
outputs
output
Prior art date
Application number
NO811388A
Other languages
Norwegian (no)
Other versions
NO153026B (en
NO153026C (en
Inventor
Guenther Pexa
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag filed Critical Siemens Ag
Publication of NO811388L publication Critical patent/NO811388L/en
Publication of NO153026B publication Critical patent/NO153026B/en
Publication of NO153026C publication Critical patent/NO153026C/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B14/00—Transmission systems not characterised by the medium used for transmission
    • H04B14/02—Transmission systems not characterised by the medium used for transmission characterised by the use of pulse modulation
    • H04B14/04—Transmission systems not characterised by the medium used for transmission characterised by the use of pulse modulation using pulse code modulation
    • H04B14/046—Systems or methods for reducing noise or bandwidth
    • H04B14/048—Non linear compression or expansion
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03G—CONTROL OF AMPLIFICATION
    • H03G3/00—Gain control in amplifiers or frequency changers
    • H03G3/20—Automatic control
    • H03G3/30—Automatic control in amplifiers having semiconductor devices
    • H03G3/34—Muting amplifier when no signal is present
    • H03G3/345—Muting during a short period of time when noise pulses are detected, i.e. blanking

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Storage Device Security (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Selective Calling Equipment (AREA)

Abstract

1. Circuit arrangement for avoiding clicking noise in the digital sound programme transmission, characterised in that there is provided a multi-stage first digital store (SP1) which has n flip-flops for each bit of a code word (n = number of the temporarily stored code words) and to which the received compressed digital code word (1st bit to 11th bit) is supplied in parallel via circiut inputs (E1 to E11), that the higher-level bits (2nd bit to 5th bit) of the digital received signal and the sign bit (VZ) are connected to a parity check (PP), that the first output (P1) of the first store (SP1), at which the sign bit is emitted, and the outputs (P6 to P11), at which the low-level bits are emitted, are connected to the inputs (E22 to E27) of a second store (SP2) which contains only one storage element for each bit, that the higher-level outputs (P5 to P2) are connected to the parallel inputs (V1 to V4) of a presettable binary countdown counter (BZ), that the outputs (P21 to P27) of the second store (SP2) and the outputs (Q1 to Q4) of the ninary counter (BZ) are led to the terminal points (A1 to A11) which correspond to the circuit inputs (E1 to E11) (A1 corresponds to E1), that these outputs (A1 to A11) are connected to an expander section, that there is provided a control unit (ST) whose pulse input (Se1) is connected to the pulse input (TS1) of the first store (SP1), that a second input (SE2) of the control unit is connected to the output (PA) of the parity check (PP), that the output of a NOR-Gate (NO1), which is connected to the higher-level outputs (P2 to P4) of the first store (SP1), is connected to a fourth input (SE4) of the control unit (ST) and the transmission output (Borrow - BA) of the binary counter (BZ) is connected to a third input (SE3) of the control unit (ST), that a first pulse output (SA1) of the control unit (ST) is connected to the pulse input (TS2) of the second store (SP2) and to the transfer pulse input (PE) of the binary counter (BZ), and that a second pulse output (SA2) of the control unit (ST) is connected to the counting pulse input (BE) of the binary counter (BZ).
NO811388A 1980-04-30 1981-04-24 KEY PROTECTION FOR DIGITAL TRANSFER OF AUDIO PROGRAMS. NO153026C (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE3016779A DE3016779C2 (en) 1980-04-30 1980-04-30 Click protection for digital audio program transmission

Publications (3)

Publication Number Publication Date
NO811388L true NO811388L (en) 1981-11-02
NO153026B NO153026B (en) 1985-09-23
NO153026C NO153026C (en) 1986-01-02

Family

ID=6101397

Family Applications (1)

Application Number Title Priority Date Filing Date
NO811388A NO153026C (en) 1980-04-30 1981-04-24 KEY PROTECTION FOR DIGITAL TRANSFER OF AUDIO PROGRAMS.

Country Status (4)

Country Link
EP (1) EP0039428B1 (en)
AT (1) ATE2868T1 (en)
DE (1) DE3016779C2 (en)
NO (1) NO153026C (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4118424A1 (en) * 1991-06-05 1992-12-10 Thomson Brandt Gmbh METHOD FOR PROCESSING AND PLAYING BACK RECEIVED DIGITALLY CODED AUDIO DATA AND BROADCASTING RECEIVER FOR RECEIVING DIGITALLY CODED SOUND BROADCASTING DATA (DAR)
JPH05327935A (en) * 1992-05-25 1993-12-10 Canon Inc Multi-media communication device

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7712534A (en) * 1977-11-15 1979-05-17 Philips Nv CIRCUIT FOR SUPPRESSING FAULTS DUE TO SCRATCHES IN A GRAMOPHONE DISC.

Also Published As

Publication number Publication date
NO153026B (en) 1985-09-23
EP0039428B1 (en) 1983-03-23
EP0039428A1 (en) 1981-11-11
DE3016779A1 (en) 1981-11-05
ATE2868T1 (en) 1983-04-15
NO153026C (en) 1986-01-02
DE3016779C2 (en) 1986-09-18

Similar Documents

Publication Publication Date Title
US4707800A (en) Adder/substractor for variable length numbers
US3872442A (en) System for conversion between coded byte and floating point format
GB1329759A (en) Linear feedback shift registers
GB1533028A (en) Arithmetic units
NO811388L (en) KEY PROTECTION FOR DIGITAL TRANSFER OF AUDIO PROGRAMS
GB1279355A (en) Arithmetic and logic unit
EP0540175B1 (en) Digital signal processing apparatus
US5361219A (en) Data circuit for multiplying digital data with analog
GB1312791A (en) Arithmetic and logical units
EP0278529A3 (en) Multiplication circuit capable of operating at a high speed with a small amount of hardware
RU2099776C1 (en) Digital adder
KR960015197A (en) High Speed Dynamic Binary Incrementer
US3094614A (en) Full adder and subtractor using nor logic
GB991734A (en) Improvements in digital calculating devices
US3786490A (en) Reversible 2{40 s complement to sign-magnitude converter
JPS554178A (en) Information control system
EP0276856A3 (en) Trigonometric function preprocessing system
US3586845A (en) Binary full adder utilizing operational amplifiers
JPS6025613Y2 (en) Parity detection circuit
US3207888A (en) Electronic circuit for complementing binary coded decimal numbers
US5239499A (en) Logical circuit that performs multiple logical operations in each stage processing unit
GB1528954A (en) Digital attenuator
SU1425674A1 (en) Controlled arithmetic device
ATE53134T1 (en) CIRCUIT ARRANGEMENT FOR FUNCTIONAL MONITORING OF A CALCULATOR CARRYING OUT ARITHMETIC OPERATIONS USING PARITY BITS.
RU1774502C (en) Redundancy code checking device