[go: up one dir, main page]

MX2021009159A - Manejo de una instruccion de almacenamiento de entrada/salida. - Google Patents

Manejo de una instruccion de almacenamiento de entrada/salida.

Info

Publication number
MX2021009159A
MX2021009159A MX2021009159A MX2021009159A MX2021009159A MX 2021009159 A MX2021009159 A MX 2021009159A MX 2021009159 A MX2021009159 A MX 2021009159A MX 2021009159 A MX2021009159 A MX 2021009159A MX 2021009159 A MX2021009159 A MX 2021009159A
Authority
MX
Mexico
Prior art keywords
input
output
nest
data processing
handling
Prior art date
Application number
MX2021009159A
Other languages
English (en)
Inventor
Christian Jacobi
Jonathan Bradbury
Christoph Raisch
Marco Kraemer
Frank Lehnert
Matthias Klein
Brenton Belmar
Peter Driever
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of MX2021009159A publication Critical patent/MX2021009159A/es

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G06F9/30087—Synchronisation or serialisation instructions

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Information Transfer Systems (AREA)
  • Input From Keyboards Or The Like (AREA)

Abstract

Un sistema de procesamiento de datos (210) y un método para manejar una instrucción de almacenamiento de entrada/salida (30), que comprende un nido de sistema (18) acoplado comunicativamente a al menos un bus de entrada/salida (22) mediante un controlador de bus de entrada/salida (20). El sistema de procesamiento de datos (210) comprende además al menos una unidad de procesamiento de datos (216) que comprende un núcleo (12), un firmware de sistema (l0) y una interfaz de núcleo-nido asíncrona (14). La unidad de procesamiento de datos (216) se acopla comunicativamente al nido de sistema (18) a través de una memoria intermedia de agregación (16). El nido de sistema (18) se configura para cargar de forma asíncrona de y/o almacenar datos en al menos un dispositivo externo (214) que está acoplado comunicativamente al bus de entrada/salida (22). La unidad de procesamiento de datos (216) se configura para completar la instrucción de almacenamiento de entrada/salida (30) antes de que se complete la ejecución de la instrucción de almacenamiento de entrada/salida (30) en el nido de sistema (18). La interfaz de núcleo-nido asíncrona (14) comprende un arreglo de estado de entrada/salida (44) con múltiples memorias intermedias de estados de entrada/salida (24).
MX2021009159A 2019-01-31 2020-01-14 Manejo de una instruccion de almacenamiento de entrada/salida. MX2021009159A (es)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP19154737 2019-01-31
PCT/EP2020/050760 WO2020156798A1 (en) 2019-01-31 2020-01-14 Handling an input/output store instruction

Publications (1)

Publication Number Publication Date
MX2021009159A true MX2021009159A (es) 2021-09-10

Family

ID=65275984

Family Applications (1)

Application Number Title Priority Date Filing Date
MX2021009159A MX2021009159A (es) 2019-01-31 2020-01-14 Manejo de una instruccion de almacenamiento de entrada/salida.

Country Status (10)

Country Link
US (1) US11334503B2 (es)
EP (1) EP3918468B1 (es)
JP (1) JP7479373B2 (es)
CN (1) CN113366434A (es)
AU (1) AU2020213829B2 (es)
CA (1) CA3127840A1 (es)
IL (1) IL283865B2 (es)
MX (1) MX2021009159A (es)
TW (1) TWI767175B (es)
WO (1) WO2020156798A1 (es)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113366438B (zh) 2019-01-31 2025-08-12 国际商业机器公司 处理输入/输出存储指令
TWI767175B (zh) 2019-01-31 2022-06-11 美商萬國商業機器公司 用於處理輸入輸出儲存指令之資料處理系統、方法及電腦程式產品
JP7324282B2 (ja) 2019-01-31 2023-08-09 インターナショナル・ビジネス・マシーンズ・コーポレーション 入出力ストア命令をハンドリングする方法、システム、およびプログラム
TWI773959B (zh) 2019-01-31 2022-08-11 美商萬國商業機器公司 用於處理輸入輸出儲存指令之資料處理系統、方法及電腦程式產品
US11893407B2 (en) * 2020-09-24 2024-02-06 Red Hat, Inc. Overlay container storage driver for microservice workloads
US11522883B2 (en) 2020-12-18 2022-12-06 Dell Products, L.P. Creating and handling workspace indicators of compromise (IOC) based upon configuration drift
CN116319303A (zh) * 2023-02-22 2023-06-23 中科驭数（北京）科技有限公司 基于dpu跨卡链路聚合的网卡虚拟化方法

Family Cites Families (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2273317B1 (es) * 1974-05-28 1976-10-15 Philips Electrologica
US4947316A (en) * 1983-12-29 1990-08-07 International Business Machines Corporation Internal bus architecture employing a simplified rapidly executable instruction set
US5131081A (en) 1989-03-23 1992-07-14 North American Philips Corp., Signetics Div. System having a host independent input/output processor for controlling data transfer between a memory and a plurality of i/o controllers
US5548735A (en) 1993-09-15 1996-08-20 International Business Machines Corporation System and method for asynchronously processing store instructions to I/O space
US5553302A (en) * 1993-12-30 1996-09-03 Unisys Corporation Serial I/O channel having independent and asynchronous facilities with sequence recognition, frame recognition, and frame receiving mechanism for receiving control and user defined data
JPH07302200A (ja) * 1994-04-28 1995-11-14 Hewlett Packard Co <Hp> 順次付けロード動作および順序付け記憶動作を強制する命令を有するコンピュータのロード命令方法。
US5548788A (en) * 1994-10-27 1996-08-20 Emc Corporation Disk controller having host processor controls the time for transferring data to disk drive by modifying contents of the memory to indicate data is stored in the memory
US6038646A (en) 1998-01-23 2000-03-14 Sun Microsystems, Inc. Method and apparatus for enforcing ordered execution of reads and writes across a memory interface
US6247097B1 (en) 1999-01-22 2001-06-12 International Business Machines Corporation Aligned instruction cache handling of instruction fetches across multiple predicted branch instructions
US6189088B1 (en) 1999-02-03 2001-02-13 International Business Machines Corporation Forwarding stored dara fetched for out-of-order load/read operation to over-taken operation read-accessing same memory location
US6725348B1 (en) * 1999-10-13 2004-04-20 International Business Machines Corporation Data storage device and method for reducing write misses by completing transfer to a dual-port cache before initiating a disk write of the data from the cache
US6490647B1 (en) * 2000-04-04 2002-12-03 International Business Machines Corporation Flushing stale data from a PCI bus system read prefetch buffer
US7042881B1 (en) * 2001-06-29 2006-05-09 Cisco Technology, Inc. Asynchronous transfer mode system and method to verify a connection
US8037224B2 (en) * 2002-10-08 2011-10-11 Netlogic Microsystems, Inc. Delegating network processor operations to star topology serial bus interfaces
US7178019B2 (en) 2003-11-13 2007-02-13 Hewlett-Packard Development Company, L.P. Networked basic input output system read only memory
US7234004B2 (en) 2003-12-19 2007-06-19 International Business Machines Corporation Method, apparatus and program product for low latency I/O adapter queuing in a computer system
US7200626B1 (en) * 2004-01-22 2007-04-03 Unisys Corporation System and method for verification of a quiesced database copy
US7079978B2 (en) * 2004-05-24 2006-07-18 International Business Machines Corporation Apparatus, system, and method for abbreviated library calibration
US7467325B2 (en) * 2005-02-10 2008-12-16 International Business Machines Corporation Processor instruction retry recovery
US7631097B2 (en) 2005-07-21 2009-12-08 National Instruments Corporation Method and apparatus for optimizing the responsiveness and throughput of a system performing packetized data transfers using a transfer count mark
US7827433B1 (en) 2007-05-16 2010-11-02 Altera Corporation Time-multiplexed routing for reducing pipelining registers
US7870351B2 (en) * 2007-11-15 2011-01-11 Micron Technology, Inc. System, apparatus, and method for modifying the order of memory accesses
US7941627B2 (en) * 2008-02-01 2011-05-10 International Business Machines Corporation Specialized memory move barrier operations
US7991981B2 (en) * 2008-02-01 2011-08-02 International Business Machines Corporation Completion of asynchronous memory move in the presence of a barrier operation
JP4623126B2 (ja) 2008-04-14 2011-02-02 株式会社日立製作所 データ処理システム
US8121032B2 (en) 2008-05-30 2012-02-21 Cisco Technology, Inc. Efficient convergence of grouped VPN prefixes
US8867344B2 (en) 2008-07-21 2014-10-21 Mediatek Inc. Methods for bus data transmission and systems utilizing the same
US8650335B2 (en) * 2010-06-23 2014-02-11 International Business Machines Corporation Measurement facility for adapter functions
US8566480B2 (en) * 2010-06-23 2013-10-22 International Business Machines Corporation Load instruction for communicating with adapters
EP3058467A4 (en) * 2013-10-15 2017-06-28 Mill Computing, Inc. Computer processor employing cache memory storing backless cache lines
US10120681B2 (en) * 2014-03-14 2018-11-06 International Business Machines Corporation Compare and delay instructions
US9460019B2 (en) 2014-06-26 2016-10-04 Intel Corporation Sending packets using optimized PIO write sequences without SFENCEs
US9477481B2 (en) 2014-06-27 2016-10-25 International Business Machines Corporation Accurate tracking of transactional read and write sets with speculation
US10489158B2 (en) 2014-09-26 2019-11-26 Intel Corporation Processors, methods, systems, and instructions to selectively fence only persistent storage of given data relative to subsequent stores
GB2531011A (en) * 2014-10-07 2016-04-13 Ibm Initializing I/O Devices
US9542201B2 (en) 2015-02-25 2017-01-10 Quanta Computer, Inc. Network bios management
DK3812900T3 (da) 2016-12-31 2024-02-12 Intel Corp Systemer, fremgangsmåder og apparater til heterogen beregning
US10452278B2 (en) * 2017-03-24 2019-10-22 Western Digital Technologies, Inc. System and method for adaptive early completion posting using controller memory buffer
US10606591B2 (en) 2017-10-06 2020-03-31 International Business Machines Corporation Handling effective address synonyms in a load-store unit that operates without address translation
JP7324282B2 (ja) 2019-01-31 2023-08-09 インターナショナル・ビジネス・マシーンズ・コーポレーション 入出力ストア命令をハンドリングする方法、システム、およびプログラム
TWI767175B (zh) 2019-01-31 2022-06-11 美商萬國商業機器公司 用於處理輸入輸出儲存指令之資料處理系統、方法及電腦程式產品
TWI773959B (zh) 2019-01-31 2022-08-11 美商萬國商業機器公司 用於處理輸入輸出儲存指令之資料處理系統、方法及電腦程式產品
CN113366438B (zh) 2019-01-31 2025-08-12 国际商业机器公司 处理输入/输出存储指令

Also Published As

Publication number Publication date
EP3918468A1 (en) 2021-12-08
IL283865A (en) 2021-07-29
JP2022518351A (ja) 2022-03-15
US11334503B2 (en) 2022-05-17
CN113366434A (zh) 2021-09-07
CA3127840A1 (en) 2020-08-06
EP3918468C0 (en) 2025-04-30
IL283865B1 (en) 2024-03-01
TW202046094A (zh) 2020-12-16
EP3918468B1 (en) 2025-04-30
TWI767175B (zh) 2022-06-11
AU2020213829A1 (en) 2021-05-20
US20200250112A1 (en) 2020-08-06
AU2020213829B2 (en) 2022-09-15
JP7479373B2 (ja) 2024-05-08
WO2020156798A1 (en) 2020-08-06
IL283865B2 (en) 2024-07-01

Similar Documents

Publication Publication Date Title
MX2021009159A (es) Manejo de una instruccion de almacenamiento de entrada/salida.
ZA202105522B (en) Handling an input/output store instruction
US10754658B2 (en) Information processing apparatus, information processing method, and computer-readable recording medium
EP4439272A3 (en) Configurable hardware to implement a convolutional neural network
EP2778890A3 (en) Storage device assisted data de-duplication
GB2491440B (en) Fibre channel input/output data routing system and method
CY1111535T1 (el) Διπλης κατευθυνσης μεταφορα δεδομενων σε μια απλη λειτουργια i/o
JP2013518327A5 (es)
EP2362309A3 (en) Printing system, cloud computing system, printing system control method, and program
JP2011512590A5 (es)
ATE504040T1 (de) Verarbeitung von gerätebefehlen mit variabler länge an einer steuereinheit in einem i/o- verarbeitungssystem
WO2014146027A3 (en) Data bus inversion memory circuitry, configuration and operation
US20170091127A1 (en) Techniques to Couple with a Storage Device via Multiple Communication Ports
WO2015044696A8 (en) Computer architecture and processing method
EP4350520A3 (en) Buffer checker
CN112765087B (zh) 用于在多个处理器之间使通信同步的系统和方法
GB2565024A (en) Method and apparatus for reordering in a non-uniform compute device
GB2579754A (en) Asynchronous update of metadata tracks in response to a cache hit generated via an I/O operation over a bus interface
US10534563B2 (en) Method and system for handling an asynchronous event request command in a solid-state drive
US10310909B2 (en) Managing execution of computer operations with non-competing computer resource requirements
US8078771B2 (en) Sending large command descriptor block (CDB) structures in serial attached SCSI (SAS) controller
JP2016091559A (ja) Ｐｌｃシステム及びその動作方法
EP2801913A1 (en) Memory control apparatus and method
CN104239084A (zh) 一种dsp程序自动加载的实现方法
US10216625B2 (en) Hardware integrity verification