[go: up one dir, main page]

Takizawa et al., 2014 - Google Patents

A design support tool set for asynchronous circuits with bundled-data implementation on FPGAs

Takizawa et al., 2014

Document ID
3958131487535240643
Author
Takizawa K
Hosaka S
Saito H
Publication year
Publication venue
2014 24th International Conference on Field Programmable Logic and Applications (FPL)

External Links

Snippet

In this paper, we propose a design support tool set for asynchronous circuits with bundled- data implementation to implement them on commercial FPGAs easily considering a latency constraint. The design support tool set consists of six tools to automate constraint …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/68—Processors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers

Similar Documents

Publication Publication Date Title
Khailany et al. A modular digital VLSI flow for high-productivity SoC design
US7926011B1 (en) System and method of generating hierarchical block-level timing constraints from chip-level timing constraints
US8095900B2 (en) Achieving clock timing closure in designing an integrated circuit
US20090132984A1 (en) Optimal Flow In Designing A Circuit Operable In Multiple Timing Modes
US8132144B2 (en) Automatic clock-gating insertion and propagation technique
US9201996B2 (en) Behavioral synthesis apparatus, behavioral synthesis method, data processing system including behavioral synthesis apparatus, and non-transitory computer readable medium storing behavioral synthesis program
US20070226666A1 (en) High-level synthesis for efficient verification
Takizawa et al. A design support tool set for asynchronous circuits with bundled-data implementation on FPGAs
US20090271747A1 (en) Logic circuit designing device, logic circuit designing method and logic circuit designing program for asynchronous logic circuit
KR102129649B1 (en) Automatic clock tree synthesis exceptions generation
US8234607B2 (en) Token enhanced asynchronous conversion of synchonous circuits
Tranchero et al. Implementation of self-timed circuits onto FPGAs using commercial tools
Semba et al. Comparison of RTL conversion and GL conversion from synchronous circuits to asynchronous circuits
Furushima et al. Design of an asynchronous processor with bundled-data implementation on a commercial field programmable gate array
Iizuka et al. A tool set for the design of asynchronous circuits with bundled-data implementation
CN112580278B (en) Optimization method and optimization device for logic circuit and storage medium
US7370301B2 (en) Method and apparatus for mixing static logic with domino logic
Sotiriou et al. De-synchronization: Asynchronous circuits from synchronous specifications
Hurst et al. The advantages of latch-based design under process variation
Roy et al. Evolving challenges and techniques for nanometer SoC clock network synthesis
Semba et al. Conversion from synchronous RTL models to asynchronous RTL models
US7080335B2 (en) Methods for modeling latch transparency
Fiorentino et al. A practical design method for prototyping self-timed processors using FPGAs
KR101621760B1 (en) A pipeline circuit apparatus having asynchronous clock
Kudo et al. Comparison of Pipelined Asynchronous Circuits Designed for FPGA