Dong et al., 1997 - Google Patents
Low power signal processing architectures for network microsensorsDong et al., 1997
View PDF- Document ID
- 3872477917702618210
- Author
- Dong M
- Yung K
- Kaiser W
- Publication year
- Publication venue
- Proceedings of the 1997 international symposium on Low power electronics and design
External Links
Snippet
Low power signal processing systems are required for distributed network microsensor technology. Network microsensors now provide a new monitoring and control capability for civil and military applications in transportation, manufacturing, biomedical technology …
- 238000001228 spectrum 0 abstract description 12
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Dong et al. | Low power signal processing architectures for network microsensors | |
| Gao et al. | A comparison design of comb decimators for sigma-delta analog-to-digital converters | |
| JP4748073B2 (en) | Battery pack | |
| WO2022093454A1 (en) | Battery model estimation based on battery terminal voltage and current transient due to load powered from the battery | |
| Ray et al. | Efficient shift-add implementation of FIR filters using variable partition hybrid form structures | |
| EP0773635A2 (en) | Matched filter system | |
| US5414311A (en) | Sample and hold circuit and finite impulse response filter constructed therefrom | |
| US7432742B2 (en) | System and method for detecting an edge of a data signal | |
| US7068205B1 (en) | Circuit, method, and apparatus for continuously variable analog to digital conversion | |
| Jain et al. | A highly reconfigurable computing array: DSP plane of a 3D heterogeneous SoC | |
| Wang et al. | Design and evaluation of stochastic FIR filters | |
| Ball et al. | Simple derivations of properties of counting processes associated with Markov renewal processes | |
| Osmulski et al. | A probabilistic power prediction tool for the Xilinx 4000-series FPGA | |
| Banerjee et al. | A process variation aware low power synthesis methodology for fixed-point FIR filters | |
| Tarumi et al. | A design method for a low power digital FIR filter in digital wireless communication systems | |
| EP0771071B1 (en) | Matched filter circuit | |
| Meher et al. | Improved comb filter based approach for effective prediction of protein coding regions in DNA sequences | |
| Xia et al. | Theory and low-power design of moving accumulative sign filter | |
| Zohar | A VLSI implementation of a correlator/digital-filter based on distributed arithmetic | |
| Nikhitha et al. | Implementation of FIR Filter and the Creation of Custom IP Blocks | |
| Chen et al. | A low-power multiplication accumulation calculation unit for multimedia applications | |
| Yen et al. | Design of power-aware multiplier with graceful quality-power trade-offs | |
| Ramprasad et al. | Decorrelating (DECOR) transformations for low-power adaptive filters | |
| EP1531546A2 (en) | Method and filter arrangement for digital recursive filtering in the time domain | |
| Tarumi et al. | A Design Method for a Low Power Digital FIR Filter in Digital Wireless |