Deshmukh et al., 2015 - Google Patents
Pseudo-Random Number Generation by Fibonacci and Galois LFSR Implemented on FPGADeshmukh et al., 2015
- Document ID
- 3590564867311721482
- Author
- Deshmukh P
- Sadawarte Y
- Publication year
- Publication venue
- International Journal of Computer Applications
External Links
- 238000004088 simulation 0 abstract description 10
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
- G06F7/582—Pseudo-random number generators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
- G06F7/588—Random number generators, i.e. based on natural stochastic processes
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
- G06F7/724—Finite field arithmetic
- G06F7/726—Inversion; Reciprocal calculation; Division of elements of a finite field
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/84—Generating pulses having a predetermined statistical distribution of a parameter, e.g. random pulse generators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/58—Indexing scheme relating to groups G06F7/58 - G06F7/588
- G06F2207/583—Serial finite field implementation, i.e. serial implementation of finite field arithmetic, generating one new bit or trit per step, e.g. using an LFSR or several independent LFSRs; also includes PRNGs with parallel operation between LFSR and outputs
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
- G06F2207/7219—Countermeasures against side channel or fault attacks
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
- H04L9/065—Encryption by serially and continuously modifying data stream elements, e.g. stream cipher systems, RC4, SEAL or A5/3
- H04L9/0656—Pseudorandom key sequence combined element-for-element with data sequence, e.g. one-time-pad [OTP] or Vernam's cipher
- H04L9/0662—Pseudorandom key sequence combined element-for-element with data sequence, e.g. one-time-pad [OTP] or Vernam's cipher with particular pseudorandom sequence generator
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Panda et al. | FPGA implementation of 8, 16 and 32 bit LFSR with maximum length feedback polynomial using VHDL | |
Datta et al. | Design and implementation of multibit LFSR on FPGA to generate pseudorandom sequence number | |
US8880574B2 (en) | State machine and generator for generating a description of a state machine feedback function | |
Masoodi et al. | An analysis of linear feedback shift registers in stream ciphers | |
Hathwalia et al. | Design and analysis of a 32 bit linear feedback shift register using vhdl | |
Tuncer et al. | Random number generation with LFSR based stream cipher algorithms | |
Sewak et al. | FPGA implementation of 16 bit BBS and LFSR PN sequence generator: A comparative study | |
Panda et al. | Design of Multi Bit LFSR PNRG and Performance comparison on FPGA using VHDL | |
US9465585B2 (en) | Method for detecting a correlation | |
WO1987001836A1 (en) | Random sequence generators | |
Panda et al. | Design and FPGA prototype of 1024-bit Blum-Blum-Shub PRBG architecture | |
Panda et al. | FPGA prototype of low latency BBS PRNG | |
Babitha et al. | FPGA based N-bit LFSR to generate random sequence number | |
Li et al. | A chaos-based pseudo random number generator using timing-based reseeding method | |
Bhaskar et al. | A survey on implementation of random number generator in FPGA | |
Thomas et al. | FPGA-optimised high-quality uniform random number generators | |
Gupta et al. | Design of modified dual-CLCG algorithm for pseudo-random bit generator | |
Sunandha et al. | Implementation of modified Dual-CLCG method for pseudorandom bit generation | |
Deshmukh et al. | Pseudo-Random Number Generation by Fibonacci and Galois LFSR Implemented on FPGA | |
Hemattil et al. | Hardware design of chaotic pseudo-random number generator based on nonlinear feedback shift register | |
KR102197744B1 (en) | True random number generator based on cellular automata with random transition rules | |
Wijesinghe et al. | Hardware implementation of random number generators | |
Sekhar et al. | An Efficient Pseudo Random Number Generator for Cryptographic Applications | |
Bakiri et al. | One random jump and one permutation: Sufficient conditions to chaotic, statistically faultless, and large throughput PRNG for FPGA | |
Falih | A Pseudorandom Binary Generator Based on Chaotic Linear Feedback Shift Register |