[go: up one dir, main page]

Deshmukh et al., 2015 - Google Patents

Pseudo-Random Number Generation by Fibonacci and Galois LFSR Implemented on FPGA

Deshmukh et al., 2015

Document ID
3590564867311721482
Author
Deshmukh P
Sadawarte Y
Publication year
Publication venue
International Journal of Computer Applications

External Links

Continue reading at scholar.google.com (other versions)

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58Random or pseudo-random number generators
    • G06F7/582Pseudo-random number generators
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58Random or pseudo-random number generators
    • G06F7/588Random number generators, i.e. based on natural stochastic processes
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5009Computer-aided design using simulation
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G06F7/724Finite field arithmetic
    • G06F7/726Inversion; Reciprocal calculation; Division of elements of a finite field
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/84Generating pulses having a predetermined statistical distribution of a parameter, e.g. random pulse generators
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/58Indexing scheme relating to groups G06F7/58 - G06F7/588
    • G06F2207/583Serial finite field implementation, i.e. serial implementation of finite field arithmetic, generating one new bit or trit per step, e.g. using an LFSR or several independent LFSRs; also includes PRNGs with parallel operation between LFSR and outputs
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/72Indexing scheme relating to groups G06F7/72 - G06F7/729
    • G06F2207/7219Countermeasures against side channel or fault attacks
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
    • H04L9/06Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
    • H04L9/065Encryption by serially and continuously modifying data stream elements, e.g. stream cipher systems, RC4, SEAL or A5/3
    • H04L9/0656Pseudorandom key sequence combined element-for-element with data sequence, e.g. one-time-pad [OTP] or Vernam's cipher
    • H04L9/0662Pseudorandom key sequence combined element-for-element with data sequence, e.g. one-time-pad [OTP] or Vernam's cipher with particular pseudorandom sequence generator

Similar Documents

Publication Publication Date Title
Panda et al. FPGA implementation of 8, 16 and 32 bit LFSR with maximum length feedback polynomial using VHDL
Datta et al. Design and implementation of multibit LFSR on FPGA to generate pseudorandom sequence number
US8880574B2 (en) State machine and generator for generating a description of a state machine feedback function
Masoodi et al. An analysis of linear feedback shift registers in stream ciphers
Hathwalia et al. Design and analysis of a 32 bit linear feedback shift register using vhdl
Tuncer et al. Random number generation with LFSR based stream cipher algorithms
Sewak et al. FPGA implementation of 16 bit BBS and LFSR PN sequence generator: A comparative study
Panda et al. Design of Multi Bit LFSR PNRG and Performance comparison on FPGA using VHDL
US9465585B2 (en) Method for detecting a correlation
WO1987001836A1 (en) Random sequence generators
Panda et al. Design and FPGA prototype of 1024-bit Blum-Blum-Shub PRBG architecture
Panda et al. FPGA prototype of low latency BBS PRNG
Babitha et al. FPGA based N-bit LFSR to generate random sequence number
Li et al. A chaos-based pseudo random number generator using timing-based reseeding method
Bhaskar et al. A survey on implementation of random number generator in FPGA
Thomas et al. FPGA-optimised high-quality uniform random number generators
Gupta et al. Design of modified dual-CLCG algorithm for pseudo-random bit generator
Sunandha et al. Implementation of modified Dual-CLCG method for pseudorandom bit generation
Deshmukh et al. Pseudo-Random Number Generation by Fibonacci and Galois LFSR Implemented on FPGA
Hemattil et al. Hardware design of chaotic pseudo-random number generator based on nonlinear feedback shift register
KR102197744B1 (en) True random number generator based on cellular automata with random transition rules
Wijesinghe et al. Hardware implementation of random number generators
Sekhar et al. An Efficient Pseudo Random Number Generator for Cryptographic Applications
Bakiri et al. One random jump and one permutation: Sufficient conditions to chaotic, statistically faultless, and large throughput PRNG for FPGA
Falih A Pseudorandom Binary Generator Based on Chaotic Linear Feedback Shift Register