[go: up one dir, main page]

Uoosefian et al., 2020 - Google Patents

High-performance CML approximate full adders for image processing application of Laplace transform

Uoosefian et al., 2020

View PDF
Document ID
3487814560544305954
Author
Uoosefian H
Navi K
Faghih Mirzaee R
Hosseinzadeh M
Publication year
Publication venue
Circuit World

External Links

Snippet

Purpose The high demand for fast, energy-efficient, compact computational blocks in digital electronics has led the researchers to use approximate computing in applications where inaccuracy of outputs is tolerable. The purpose of this paper is to present two ultra-high …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N99/00—Subject matter not provided for in other groups of this subclass
    • G06N99/005—Learning machines, i.e. computer in which a programme is changed according to experience gained by the machine itself during a complete run
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses

Similar Documents

Publication Publication Date Title
Danneville et al. A Sub-35 pW Axon-Hillock artificial neuron circuit
Abiri et al. Design of multiple-valued logic gates using gate-diffusion input for image processing applications
Mirzaei et al. Process variation-aware approximate full adders for imprecision-tolerant applications
Abbasian et al. A high-performance and energy-efficient ternary multiplier using CNTFETs
Panahi et al. CNFET-based approximate ternary adders for energy-efficient image processing applications
Uoosefian et al. High-performance CML approximate full adders for image processing application of Laplace transform
Kotani et al. Clock-controlled neuron-MOS logic gates
Zhao et al. Efficient ternary logic circuits optimized by ternary arithmetic algorithms
Rafiee et al. An approximate CNTFET 4: 2 compressor based on gate diffusion input and dynamic threshold
Pittala et al. Design of 1-Bit FinFET sum circuit for computational applications
Sayadi et al. Balancing precision and efficiency: an approximate multiplier with built-in error compensation for error-resilient applications
Malik et al. Energy-efficient exact and approximate CNTFET-based ternary full adders
Devika et al. Design of a high-speed binary counter using a stacking circuit
Garg et al. A 4: 1 Multiplexer using dual chirality CNTFET-based domino logic in nano-scale technology
Nasab et al. Process-in-Memory realized by nonvolatile Task-Scheduling and Resource-Sharing XNOR-Net hardware Accelerator architectures
Mehrabani et al. A novel highly-efficient inexact full adder cell for motion and edge detection systems of image processing in cnfet technology
Kanojia et al. Comprehensive analysis of a power-efficient 1-bit hybrid full adder cell
Marani et al. Critical analysis of CNTFET-based electronic circuits design
Bagheri et al. Design of CNTFET-based current-mode multi-input m: 3 (4≤ m≤ 7) Counters
Maleknejad et al. A low-power high-speed hybrid multi-threshold full adder design in CNFET technology
Nagarajan et al. Power and area efficient cascaded effectless GDI approximate adder for accelerating multimedia applications using deep learning model
Moradi et al. New current-mode multipliers by CNTFET-based n-valued binary converters
Shirkavand Saleh Abad et al. A hardware-and accuracy-efficient approximate multiplier with error compensation for neural network and image processing applications
Mehrabani et al. A novel efficient cnfet-based inexact full adder design for image processing applications
Wang et al. A 16-nm FinFET 28.8-mW 800-MHz 8-Bit All-N-transistor logic carry look-ahead adder