[go: up one dir, main page]

Hsueh et al., 2021 - Google Patents

Stacking-MOS protection design for interface circuits against cross-domain CDM ESD stresses

Hsueh et al., 2021

Document ID
3131951168184803054
Author
Hsueh C
Ker M
Publication year
Publication venue
IEEE Transactions on Electron Devices

External Links

Snippet

Electrostatic discharge (ESD) is still a challenging reliability issue for integrated circuits (ICs) in advanced CMOS technology. With the development of ICs toward system-on-chip (SoC) applications, it has been common to integrate multiple separated power domains into a …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • H01L27/0266—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using field effect transistors as protective elements
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/60—Protection against electrostatic charges or discharges, e.g. Faraday shields
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]

Similar Documents

Publication Publication Date Title
Ker et al. Investigation and design of on-chip power-rail ESD clamp circuits without suffering latchup-like failure during system-level ESD test
Gossner et al. Simulation methods for ESD protection development
Altolaguirre et al. Power-rail ESD clamp circuit with diode-string ESD detection to overcome the gate leakage current in a 40-nm CMOS process
US8525265B2 (en) Electrostatic discharge protection circuit
Ker et al. Design on the low-leakage diode string for using in the power-rail ESD clamp circuits in a 0.35-/spl mu/m silicide CMOS process
Hsueh et al. Stacking-MOS protection design for interface circuits against cross-domain CDM ESD stresses
Terletzki et al. Influence of the series resistance of on-chip power supply buses on internal device failure after ESD stress (MOS devices)
Gossner ESD protection for the deep sub micron regime-a challenge for design methodology
Chen et al. Optimization design on active guard ring to improve latch-up immunity of CMOS integrated circuits
Lin et al. $\pi $-SCR Device for Broadband ESD Protection in Low-Voltage CMOS Technology
Hao et al. On-Chip ESD Protection: Design Innovation
US11355926B2 (en) Test device
Duvvury ESD protection device issues for IC designs
Jack et al. Comparison of FICDM and wafer-level CDM test methods
Cao et al. ESD design challenges and strategies in deeply-scaled integrated circuits
Ruth et al. A CDM robust 5V distributed ESD clamp network leveraging both active MOS and lateral NPN conduction
Ker et al. Design on power-rail ESD clamp circuit for 3.3-VI/O interface by using only 1-V/2.5-V low-voltage devices in a 130-nm CMOS process
Semenov et al. ESD protection design for I/O libraries in advanced CMOS technologies
Khazhinsky et al. Electronic design automation (EDA) solutions for ESD-robust design and verification
Mechler et al. Contention-induced latchup
Zhou et al. System level ESD simulation in SPICE: a holistic approach
Tong et al. HBM failure diagnosis on a high-frequency analog design with full-chip dynamic ESD simulation
Mohan et al. Modeling ESD protection
Altolaguirre et al. Low-leakage bidirectional SCR with symmetrical trigger circuit for ESD protection in 40-nm CMOS process
Altolaguirre et al. Quad-SCR device for cross-domain ESD protection