Kwon et al., 1999 - Google Patents
High speed and low swing interface circuits using dynamic over-driving and adaptive sensing schemeKwon et al., 1999
View PDF- Document ID
- 3027305541943520879
- Author
- Kwon C
- Rho K
- Lee K
- Publication year
- Publication venue
- ICVC'99. 6th International Conference on VLSI and CAD (Cat. No. 99EX361)
External Links
Snippet
In this paper, we propose novel interface circuits using Dynamic Over-Driving (DOD) and Adaptive Sensing (AS) scheme for high speed and energy-efficient interface on a chip. Our AS-receiver makes it possible to use very low swing because of its good noise immunity …
- 230000003044 adaptive 0 title abstract description 5
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018507—Interface arrangements
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
- H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00323—Delay compensation
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/01—Modifications for accelerating switching
- H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Zhang et al. | Low-swing interconnect interface circuits | |
| Zhang et al. | Low-swing on-chip signaling techniques: Effectiveness and robustness | |
| US20030160630A1 (en) | Bidirectional edge accelerator circuit | |
| WO1993009602A1 (en) | Logic level shifter | |
| US6172516B1 (en) | Output buffering apparatus and method | |
| KR100363381B1 (en) | Two-supply protection circuit | |
| US5903142A (en) | Low distortion level shifter | |
| Maheshwari et al. | Current sensing techniques for global interconnects in very deep submicron (VDSM) CMOS | |
| US5287527A (en) | Logical signal output drivers for integrated circuit interconnection | |
| US5652528A (en) | Transceiver circuit and method of transmitting a signal which uses an output transistor to send data and assist in pulling up a bus | |
| KR101341734B1 (en) | CMOS Differential Logic Circuit Using Voltage Boosting Technique | |
| Kwon et al. | High speed and low swing interface circuits using dynamic over-driving and adaptive sensing scheme | |
| KR100431568B1 (en) | Reduced voltage input/reduced voltage output repeaters for high resistance or high capacitance signal lines and methods therefor | |
| JP3036482B2 (en) | Output buffer circuit | |
| Kwon et al. | A new single-clock flip-flop for half-swing clocking | |
| US5898315A (en) | Output buffer circuit and method having improved access | |
| US6710638B2 (en) | Voltage conversion circuit and semiconductor device | |
| US20020079922A1 (en) | Dual purpose low power input circuit for a memory device interface | |
| US6879186B2 (en) | Pseudo-dynamic latch deracer | |
| WO1997020272A1 (en) | Apparatus and method for precharging bus conductors to minimize both drive delay and crosstalk within the bus | |
| Rjoub et al. | An efficient low-power bus architecture | |
| Ghoneima et al. | Low power coupling-based encoding for on-chip buses | |
| Deogun et al. | A dual-VDD boosted pulsed bus technique for low power and low leakage operation | |
| US6097236A (en) | Signal transfer system and method using an intermediate voltage | |
| Maheshwari et al. | Current-sensing and repeater hybrid circuit technique for on-chip interconnects |