[go: up one dir, main page]

Meng, 1998 - Google Patents

Wireless video systems

Meng, 1998

Document ID
2928149974688156
Author
Meng T
Publication year
Publication venue
Proceedings IEEE Computer Society Workshop on VLSI'98 System Level Design (Cat. No. 98EX158)

External Links

Snippet

Our present ability to work with video has been confined to a wired environment, requiring both the video encoder and decoder to be physically connected to a power supply and a wired communication link. This paper presents two design examples for delivering high …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/60—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding
    • H04N19/61—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding in combination with predictive coding
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/50—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding
    • H04N19/503—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding involving temporal prediction
    • H04N19/51—Motion estimation or motion compensation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H04N19/43—Hardware specially adapted for motion estimation or compensation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T9/00—Image coding, e.g. from bit-mapped to non bit-mapped
    • G06T9/007—Transform coding, e.g. discrete cosine transform
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining

Similar Documents

Publication Publication Date Title
Pirsch et al. VLSI architectures for video compression-a survey
US6757019B1 (en) Low-power parallel processor and imager having peripheral control circuitry
US5995080A (en) Method and apparatus for interleaving and de-interleaving YUV pixel data
US6026217A (en) Method and apparatus for eliminating the transpose buffer during a decomposed forward or inverse 2-dimensional discrete cosine transform through operand decomposition storage and retrieval
US8213511B2 (en) Video encoder software architecture for VLIW cores incorporating inter prediction and intra prediction
Liu et al. HDTV1080p H. 264/AVC encoder chip design and performance analysis
Masaki et al. VLSI implementation of inverse discrete cosine transformer and motion compensator for MPEG2 HDTV video decoding
CN101729893B (en) MPEG multi-format compatible decoding method based on software and hardware coprocessing and device thereof
US20130064304A1 (en) Method and System for Image Processing in a Microprocessor for Portable Video Communication Devices
Mizuno et al. A 1.5-W single-chip MPEG-2 MP@ ML video encoder with low power motion estimation and clocking
Gove The MVP: a highly-integrated video compression chip
Meng A wireless portable video-on-demand system
US20060245491A1 (en) Method and circuit for transcoding transform data
Meng Wireless video systems
Iwata et al. A 256 mw 40 mbps full-hd h. 264 high-profile codec featuring a dual-macroblock pipeline architecture in 65 nm cmos
Meng Low-power wireless video systems
Hatabu et al. QVGA/CIF resolution MPEG-4 video codec based on a low-power and general-purpose DSP
Miyakoshi et al. A low-power systolic array architecture for block-matching motion estimation
Li et al. An efficient video decoder design for MPEG-2 MP@ ML
Pinto et al. Hiveflex-video vsp1: Video signal processing architecture for video coding and post-processing
Hayashi et al. A bidirectional motion compensation LSI with a compact motion estimator
Lai et al. VLSI implementation of the motion estimator with two-dimensional data-reuse
Onoye et al. HDTV level MPEG2 video decoder VLSI
Hsieh et al. Transpose memory for video rate JPEG compression on highly parallel single-chip digital CMOS imager
Dias et al. Reconfigurable architectures and processors for real-time video motion estimation