Hiraki et al., 2004 - Google Patents
A low-power microcontroller having a 0.5-/spl mu/A standby current on-chip regulator with dual-reference schemeHiraki et al., 2004
- Document ID
- 2478154082292461200
- Author
- Hiraki M
- Fukui K
- Ito T
- Publication year
- Publication venue
- IEEE Journal of Solid-State Circuits
External Links
Snippet
We present a microcontroller having a 0.5-/spl mu/A standby current on-chip regulator. To break through the area overhead problem which a conventional regulator scheme suffers from to achieve small standby current, we propose a dual-reference scheme in which one …
- 238000000034 method 0 abstract description 7
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
- G06F1/3234—Action, measure or step performed to reduce power consumption
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by G11C11/00
- G11C5/14—Power supply arrangements, e.g. Power down/chip (de)selection, layout of wiring/power grids, multiple supply levels
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6031778A (en) | Semiconductor integrated circuit | |
| US6166985A (en) | Integrated circuit low leakage power circuitry for use with an advanced CMOS process | |
| EP2577422B1 (en) | Data processor having multiple low power modes | |
| US7619440B2 (en) | Circuit having logic state retention during power-down and method therefor | |
| US20050035802A1 (en) | Semiconductor integrated circuit with reduced leakage current | |
| US4868483A (en) | Power voltage regulator circuit | |
| US5898235A (en) | Integrated circuit with power dissipation control | |
| US10614860B1 (en) | Systems for discharging leakage current over a range of process, voltage, temperature (PVT) conditions | |
| Tachibana et al. | A 27% active and 85% standby power reduction in dual-power-supply SRAM using BL power calculator and digitally controllable retention circuit | |
| US8319548B2 (en) | Integrated circuit having low power mode voltage regulator | |
| Sumita et al. | Mixed body bias techniques with fixed V/sub t/and I/sub ds/generation circuits | |
| US20160334470A1 (en) | Brown-Out Detector | |
| EP2557479A2 (en) | Adjustable body bias circuit | |
| Clark et al. | Managing standby and active mode leakage power in deep sub-micron design | |
| US6845054B2 (en) | Zero power chip standby mode | |
| Hua et al. | Distributed data-retention power gating techniques for column and row co-controlled embedded SRAM | |
| Hiraki et al. | A low-power microcontroller having a 0.5-/spl mu/A standby current on-chip regulator with dual-reference scheme | |
| CN1647272B (en) | Chip integrated circuit block for demarcating a dynamic voltage and integrated circuit | |
| Yokoyama et al. | 40nm Ultra-low leakage SRAM at 170 deg. C operation for embedded flash MCU | |
| US6914844B2 (en) | Deep power down switch for memory device | |
| US20230393639A1 (en) | Preserving a decoupling capacitor's charge during low power operation of a logic circuit | |
| US20240088887A1 (en) | Transistor over-voltage protection | |
| US7345524B2 (en) | Integrated circuit with low power consumption and high operation speed | |
| Kawahara et al. | Memory Leakage Reduction: SRAM and DRAM specific leakage reduction techniques | |
| KR100363768B1 (en) | Semiconductor integrated circuit device |