Hsieh et al., 1998 - Google Patents
Low-power MPEG2 encoder architecture for digital CMOS cameraHsieh et al., 1998
- Document ID
- 2270145964515956988
- Author
- Hsieh J
- Meng T
- Publication year
- Publication venue
- ISCAS'98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No. 98CH36187)
External Links
Snippet
A low-power, large-scale parallel MPEG2 encoder architecture for a single-chip digital CMOS video camera is discussed in this paper. This single-chip architecture includes a 640/spl times/480 array of CMOS photodiodes, each pixel with an 8-bit dynamic range per …
- 238000006243 chemical reaction 0 abstract description 6
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/80—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3802—Instruction prefetching
- G06F9/3808—Instruction prefetching for instruction reuse, e.g. trace cache, branch target cache
- G06F9/381—Loop buffering
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
- G06F15/163—Interprocessor communication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T1/00—General purpose image data processing
- G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
- H04N19/43—Hardware specially adapted for motion estimation or compensation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6757019B1 (en) | Low-power parallel processor and imager having peripheral control circuitry | |
Jong et al. | Parallel architectures for 3-step hierarchical search block-matching algorithm | |
Tuan et al. | On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture | |
CN1396762A (en) | Moving estimating device and method for reference macro block window in scanning search area | |
US20110173416A1 (en) | Data processing device and parallel processing unit | |
WO1999063751A1 (en) | Low-power parallel processor and imager integrated circuit | |
Kim et al. | An 81.6 GOPS object recognition processor based on NoC and visual image processing memory | |
JP2004005287A (en) | Processor system with coprocessor | |
Hsieh et al. | Low-power MPEG2 encoder architecture for digital CMOS camera | |
Liu et al. | Date flow optimization of dynamically coarse grain reconfigurable architecture for multimedia applications | |
Miyagoshi et al. | A 100 mm/sup 2/0.95 W single-chip MPEG2 MP@ ML video encoder with a 128GOPS motion estimator and a multi-tasking RISC-type controller | |
Miyama et al. | A sub-mW MPEG-4 motion estimation processor core for mobile video application | |
US7266151B2 (en) | Method and system for performing motion estimation using logarithmic search | |
Liu et al. | A fine-grain scalable and low memory cost variable block size motion estimation architecture for H. 264/AVC | |
Stolberg et al. | An SoC with two multimedia DSPs and a RISC core for video compression applications | |
Song et al. | A VLSI architecture for variable block size motion estimation in H. 264/AVC with low cost memory organization | |
US20040057626A1 (en) | Motion estimation using a context adaptive search | |
Miyakoshi et al. | A low-power systolic array architecture for block-matching motion estimation | |
US20040042551A1 (en) | Motion estimation | |
Mukherjee et al. | Efficient VLSI design of adaptive rood pattern search algorithm for motion estimation of high definition videos | |
Jong et al. | Parallel architectures of 3-step search block-matching algorithm for video coding | |
Majumdar et al. | Design of data format converters using two-dimensional register allocation | |
US20050122545A1 (en) | Flexible high performance error diffusion | |
Petit et al. | VLIW processor architecture adapted to FPAs | |
WO2009074947A1 (en) | Instruction set for parallel calculation of sad values for motion estimation |