Lee, 1988 - Google Patents
Design and simulation of a simple digital computer central processing unit using computer-aided design software on a personal computerLee, 1988
View PDF- Document ID
- 2007189352740905237
- Author
- Lee S
- Publication year
External Links
Snippet
Computers have made a great contribution to the design process in various applications, such as design analysis and simulation. A new technology called Computer-aided design (CAD) has helped the designer to design and build very intricate systems. While most of …
- 238000004088 simulation 0 title abstract description 90
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/44—Arrangements for executing specific programmes
- G06F9/4443—Execution mechanisms for user interfaces
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/30—Creation or generation of source code
- G06F8/34—Graphical or visual programming
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/20—Handling natural language data
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/74—Symbolic schematics
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/86—Hardware-Software co-design
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6311309B1 (en) | Methods and apparatus for simulating a portion of a circuit design | |
US7100133B1 (en) | Computer system and method to dynamically generate system on a chip description files and verification information | |
EP0433066A2 (en) | Common symbol library architecture | |
US6513143B1 (en) | Method for automaticallly remapping an HDL netlist to provide compatibility with pre-synthesis behavioral test benches | |
JP2862886B2 (en) | Computer-aided design system for ASIC | |
US5737622A (en) | Method and apparatus for more efficient function synchronization in a data flow program | |
US5497500A (en) | Method and apparatus for more efficient function synchronization in a data flow program | |
US6608638B1 (en) | System and method for configuring a programmable hardware instrument to perform measurement functions utilizing estimation of the hardware implentation and management of hardware resources | |
US5923867A (en) | Object oriented simulation modeling | |
US5051938A (en) | Simulation of selected logic circuit designs | |
US6954724B2 (en) | Graphical program with various function icons and method for conversion into hardware implementation | |
US5481741A (en) | Method and apparatus for providing attribute nodes in a graphical data flow environment | |
US6584601B1 (en) | System and method for converting graphical programs into hardware implementations which utilize probe insertion | |
US5734863A (en) | Method and apparatus for providing improved type compatibility and data structure organization in a graphical data flow diagram | |
KR100759600B1 (en) | Digital Circuit Implementation Using Parallel Sequencer | |
JP2002149727A (en) | Design of interface base using table type paradigm | |
US20020145629A1 (en) | System and method for creating a graphical program including a plurality of portions to be executed sequentially | |
US9329840B1 (en) | Graphical programming of custom device drivers | |
Lee | Design and simulation of a simple digital computer central processing unit using computer-aided design software on a personal computer | |
Intel | ||
US5245549A (en) | Gate addressing system for logic simulation machine | |
Raja et al. | Introduction to hardware description languages (hdls) | |
US20030126565A1 (en) | Method and system for a timing based logic entry | |
EP0605971A2 (en) | Structured methodology for designing a dual phase data path | |
Jordan et al. | COMP: a VHDL composition system |