[go: up one dir, main page]

Li et al., 2022 - Google Patents

An FPGA‐based JPEG preprocessing accelerator for image classification

Li et al., 2022

View PDF @Full View
Document ID
18312683963145108574
Author
Li T
Zhang F
Guo W
Shen J
Sun M
Publication year
Publication venue
The Journal of Engineering

External Links

Snippet

The FPGA‐based image classification accelerator has achieved success in many practical applications. However, most accelerators focus on solving the problem of convolution computation efficiency. End‐to‐end image classification involves many non‐convolutional …
Continue reading at ietresearch.onlinelibrary.wiley.com (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/141—Discrete Fourier transforms
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/147—Discrete orthonormal transforms, e.g. discrete cosine transform, discrete sine transform, and variations therefrom, e.g. modified discrete cosine transform, integer transforms approximating the discrete cosine transform
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30861—Retrieval from the Internet, e.g. browsers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation

Similar Documents

Publication Publication Date Title
Wang et al. TRC‐YOLO: A real‐time detection method for lightweight targets based on mobile devices
Fox et al. Training deep neural networks in low-precision with high accuracy using FPGAs
Paim et al. Power-, area-, and compression-efficient eight-point approximate 2-D discrete tchebichef transform hardware design combining truncation pruning and efficient transposition buffers
Khemiri et al. Optimisation of HEVC motion estimation exploiting SAD and SSD GPU‐based implementation
Li et al. Implementation of LZMA compression algorithm on FPGA
Saad et al. High-speed implementation of fractal image compression in low cost FPGA
Torres‐Huitzil Fast hardware architecture for grey‐level image morphology with flat structuring elements
Kammoun et al. Design exploration of efficient implementation on SoC heterogeneous platform: HEVC intra prediction application
Zhan et al. FPGA-based acceleration for binary neural networks in edge computing
Li et al. An FPGA‐based JPEG preprocessing accelerator for image classification
Sayadi et al. CUDA memory optimisation strategies for motion estimation
Zhao et al. Hdsuper: High-quality and high computational utilization edge super-resolution accelerator with hardware-algorithm co-design techniques
Mohd et al. Wavelet-transform steganography: Algorithm and hardware implementation
Darji et al. Watermarking hardware based on wavelet coefficients quantization method
Mukherjee et al. Hardware efficient architecture for 2D DCT and IDCT using Taylor-series expansion of trigonometric functions
Shao et al. A Configurable Accelerator for CNN‐Based Remote Sensing Object Detection on FPGAs
Wu et al. Hardware efficient multiplier‐less multi‐level 2D DWT architecture without off‐chip RAM
Oliveira et al. JPEG quantisation requires bit‐shifts only
Huang et al. ASIC design of LZ77 compressor for computational storage drives
Kulkarni et al. Low overhead CS-based heterogeneous framework for big data acceleration
Hu et al. SuperHCA: An Efficient Deep-Learning Edge Super-Resolution Accelerator With Sparsity-Aware Heterogeneous Core Architecture
Basiri Efficient VLSI architectures of lifting based 3D discrete wavelet transform
Kumaki et al. Max-plus algebra-based morphological wavelet transform watermarking for highly-parallel processing with mobile embedded processor
Jridi et al. Optimized Architecture Using a Novel Subexpression Elimination on Loeffler Algorithm for DCT‐Based Image Compression
Wu et al. Accelerator design for vector quantized convolutional neural network