[go: up one dir, main page]

Valadimas et al., 2013 - Google Patents

Effective timing error tolerance in flip-flop based core designs

Valadimas et al., 2013

Document ID
1831193789851673540
Author
Valadimas S
Tsiatouhas Y
Arapoyanni A
Xarchakos P
Publication year
Publication venue
Journal of Electronic Testing

External Links

Snippet

Timing errors turn to be a great concern in nanometer technology integrated circuits. This work presents a low-cost and power efficient, multiple timing error detection and correction technique for flip-flop based core designs. Two new flip-flop designs are introduced, which …
Continue reading at link.springer.com (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1402—Saving, restoring, recovering or retrying
    • G06F11/1405—Saving, restoring, recovering or retrying at machine instruction level
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits

Similar Documents

Publication Publication Date Title
Bowman et al. Energy-efficient and metastability-immune resilient circuits for dynamic variation tolerance
Das et al. RazorII: In situ error detection and correction for PVT and SER tolerance
Bowman et al. A 45 nm resilient microprocessor core for dynamic variation tolerance
Kwon et al. Razor-lite: A light-weight register for error detection by observing virtual supply rails
Choudhury et al. Time-borrowing circuit designs and hardware prototyping for timing error resilience
Zhang et al. irazor: Current-based error detection and correction scheme for pvt variation in 40-nm arm cortex-r4 processor
Choudhury et al. TIMBER: Time borrowing and error relaying for online timing error resilience
Zhang et al. Sequential element design with built-in soft error resilience
US7671627B1 (en) Superscale processor performance enhancement through reliable dynamic clock frequency tuning
Nicolaidis GRAAL: a new fault tolerant design paradigm for mitigating the flaws of deep nanometric technologies
Gomina et al. Power supply glitch attacks: Design and evaluation of detection circuits
Mitra et al. The resilience wall: Cross-layer solution strategies
Berry et al. IBM z14: Processor characterization and power management for high-reliability mainframe systems
Valadimas et al. The time dilation technique for timing error tolerance
Valadimas et al. Cost and power efficient timing error tolerance in flip-flop based microprocessor cores
Sannena et al. Low overhead warning flip-flop based on charge sharing for timing slack monitoring
Sai et al. Multi-path aging sensor for cost-efficient delay fault prediction
Krstić et al. Enhanced architectures for soft error detection and correction in combinational and sequential circuits
Valadimas et al. Timing error tolerance in small core designs for SoC applications
Elakkumanan et al. Time redundancy based scan flip-flop reuse to reduce SER of combinational logic
Li et al. Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design: A Self-Test, Self-Diagnosis, and Self-Repair-Based Approach
Valadimas et al. Effective timing error tolerance in flip-flop based core designs
Wali et al. A hybrid fault-tolerant architecture for highly reliable processing cores
Sannena et al. Metastability immune and area efficient error masking flip-flop for timing error resilient designs
Krstic et al. Cross-Layer Digital Design Flow for Space Applications