Yano et al., 2002 - Google Patents
Room-temperature single-electron memoryYano et al., 2002
View PDF- Document ID
- 18230853093331907718
- Author
- Yano K
- Ishii T
- Hashimoto T
- Kobayashi T
- Murai F
- Seki K
- Publication year
- Publication venue
- IEEE transactions on electron devices
External Links
Snippet
This paper presents room-temperature operation, for the first time, of single-electron memory, in which one electron represents one bit of information. This is made possible by our new one-transistor memory configuration which has a very high charge sensitivity …
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5671—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge trapping in an insulator
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/40—Electrodes; Multistep manufacturing processes therefor
- H01L29/41—Electrodes; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42324—Gate electrodes for transistors with a floating gate
- H01L29/42332—Gate electrodes for transistors with a floating gate with the floating gate formed by two or more non connected parts, e.g. multi-particles flating gate
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Yano et al. | Room-temperature single-electron memory | |
| Yano et al. | Single-electron memory for giga-to-tera bit storage | |
| US5952692A (en) | Memory device with improved charge storage barrier structure | |
| KR100246068B1 (en) | Nano-structure memory device | |
| Liu et al. | Metal nanocrystal memories-part II: electrical characteristics | |
| EP0843361A1 (en) | Memory device | |
| Aaron et al. | Flash memory: towards single-electronics | |
| US6753568B1 (en) | Memory device | |
| Park et al. | Reconfigurable Si nanowire nonvolatile transistors | |
| JP4162280B2 (en) | Memory device and memory array circuit | |
| Guo | Carbon nanotube electronics: modeling, physics, and applications | |
| Tizno et al. | Room-temperature operation of low-voltage, non-volatile, compound-semiconductor memory cells | |
| Durrani et al. | Coulomb blockade memory using integrated Single-Electron Transistor/Metal-Oxide-Semiconductor transistor gain cells | |
| Yano et al. | A room-temperature single-electron memory device using fine-grain polycrystalline silicon | |
| Yang et al. | Numerical investigation of characteristics of p-channel Ge/Si hetero-nanocrystal memory | |
| Mizuta et al. | Nanoscale Coulomb blockade memory and logic devices | |
| Katayama et al. | Design and analysis of high-speed random access memory with coulomb blockade charge confinement | |
| Hasler et al. | Cryogenic floating-gate CMOS circuits for quantum control | |
| Yang et al. | Nonvolatile memory based on Ge/Si hetero-nanocrystals | |
| Mustafa | Design and analysis of future memories based on switchable resistive elements | |
| Duisenova et al. | Model of single-electron transistor based on prismanes | |
| Thesberg et al. | On the Potential of Ambipolar Schottky-Based Ferroelectric Transistor Designs for Enhanced Memory Windows in Scaled Devices | |
| Kumar et al. | A Physics-based Compact Model for ULTRARAM Memory Device | |
| Gupta et al. | Application of nanoscale devices in circuits | |
| Hou et al. | Cryogenic Si/SiGe heterostructure flash memory devices |