[go: up one dir, main page]

Pasternak et al., 2002 - Google Patents

GaAs MESFET differential pass-transistor logic

Pasternak et al., 2002

Document ID
18249639630222414573
Author
Pasternak J
Salama C
Publication year
Publication venue
IEEE journal of solid-state circuits

External Links

Snippet

Two GaAs MESFET implementations of differential pass-transistor logic (DPTL) are presented. The DPTL logic technique combines the area efficiencies and high operation speeds of ratioless pass-transistor circuits with the additional features of noise immunity and …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H03K19/1735—Controllable logic circuits by wiring, e.g. uncommitted logic arrays
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356104—Bistable circuits using complementary field-effect transistors
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used
    • H03K17/56—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used using semiconductor devices
    • H03K17/687—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used using semiconductor devices using field-effect transistors
    • H03K17/693—Switching arrangements with several input- or output-terminals
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass

Similar Documents

Publication Publication Date Title
US10396763B2 (en) Current-controlled CMOS logic family
US6982583B2 (en) Current-controlled CMOS circuit using higher voltage supply in low voltage CMOS process
US5926038A (en) Two-phase dynamic logic circuits for gallium arsenide complementary HIGFET fabrication
Cunha et al. Quaternary look-up tables using voltage-mode CMOS logic design
US7023243B2 (en) Current source evaluation sense-amplifier
Kumar et al. Design of 2T XOR gate based full adder using GDI technique
Pradeep et al. Design and development of high performance MOS current mode logic (MCML) processor for fast and power efficient computing
Pasternak et al. GaAs MESFET differential pass-transistor logic
Chaudhuri Beyond bits: A quaternary FPGA architecture using multi-VT multi-Vdd FDSOI devices
Hoe et al. Dynamic GaAs capacitively coupled domino logic (CCDL)
Pasternak et al. Differential pass-transistor logic
US6750681B2 (en) High speed current mode logic gate circuit architecture
Dhull et al. MOS Current Mode Logic (MCML) based techniques for D-Flip Flop in 180 nm Technology using LTspice
D Kumar et al. An Efficient Design of Low Power Sequential Circuit Using Clocked Pair Shared Flip Flop
Kwan et al. Design of high-performance power-aware asynchronous pipelined circuits in MOS current-mode logic
Chaitanya Kommu The Mixed Logic Style based Low Power Combinational circuits for ASIC designs at 32nm Technology
Seyedi et al. Clock gated static pulsed flip-flop (CGSPFF) in sub 100 nm technology
Hirsch et al. CMOS receiver circuits for high-speed data transmission according to LVDS standard
Kwan et al. Design of multi-ghz asynchronous pipelined circuits in MOS current-mode logic
Jain et al. Design, simulation and analysis of energy efficient 1-bit full adder at 90nm CMOS technology for deep submicron levels
PULSE INTERNATIONAL JOURNAL OF RESEARCH IN COMPUTER APPLICATIONS AND ROBOTICS
Ananth et al. Low-Power 1-Bit Full-Adder Cell using Enhanced Pass Transistor Logic and Power Gating
Gowri Design of Explicit Pulse Triggered Flip-Flop for Low Power Applications
Sharaf et al. CMOS High-Performance Circuits
Naik Low-Power and High–Performance Design Techniques for CMOS 4-bit ALU by using CPL, DPL, DVL