Krencker et al., 2010 - Google Patents
Direct electro-thermal simulation of integrated circuits using standard CAD toolsKrencker et al., 2010
- Document ID
- 17747358708135429168
- Author
- Krencker J
- Kammerer J
- Hervé Y
- Hébrard L
- Publication year
- Publication venue
- 2010 16th International Workshop on Thermal Investigations of ICs and Systems (THERMINIC)
External Links
Snippet
The constant scaling of integrated devices is accompanied by an increase of on-chip current and power densities which are responsible for important thermal issues. Designers need efficient electro-thermal simulators to deal with such issues. The paper presents a simulator …
- 238000004088 simulation 0 title abstract description 18
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/80—Thermal analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/70—Fault tolerant, i.e. transient fault suppression
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/04—CAD in a network environment
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/16—Constructional details or arrangements
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Cheng et al. | Electrothermal analysis of VLSI systems | |
| US8103996B2 (en) | Method and apparatus for thermal analysis of through-silicon via (TSV) | |
| US7587692B2 (en) | Method and apparatus for full-chip thermal analysis of semiconductor chip designs | |
| Tsai et al. | Temperature-aware placement for SOCs | |
| US20080141192A1 (en) | Method and apparatus for using full-chip thermal analysis of semiconductor chip designs to compute thermal conductance | |
| US20090164183A1 (en) | Methodology for Thermal Modeling of On-Chip Interconnects Based on Electromagnetic Simulation Tools | |
| Sabelka et al. | A finite element simulator for three-dimensional analysis of interconnect structures | |
| US20150019194A1 (en) | Method for automatic design of an electronic circuit, corresponding system and computer program product | |
| Zheng et al. | Fast modeling of core switching noise on distributed LRC power grid in ULSI circuits | |
| ITVI20100166A1 (en) | INTEGRATED CIRCUIT DESIGN FRAMEWORK COMPRISING AUTOMATIC ANALYSIS FUNCTONALITY | |
| Krencker et al. | Electro-thermal high-level modeling of integrated circuits | |
| Krencker et al. | Direct electro-thermal simulation of integrated circuits using standard CAD tools | |
| Kavousi et al. | Fast electromigration stress analysis considering spatial joule heating effects | |
| Zhao et al. | Multi-physics-based FEM analysis for post-voiding analysis of electromigration failure effects | |
| Kavousi et al. | Electromigration immortality check considering joule heating effect for multisegment wires | |
| Gala et al. | Inductance model and analysis methodology for high-speed on-chip interconnect | |
| Nagy et al. | Simulation framework for multilevel power estimation and timing analysis of digital systems allowing the consideration of thermal effects | |
| Krencker et al. | 3D electro-thermal simulations of analog ICs carried out with standard CAD tools and Verilog-A | |
| Marjanovic et al. | Spatial SPICE model of a wireless sensor network node based on a thermoelectric generator | |
| Mohammadi et al. | Development of an electrothermal simulation tool for integrated circuits: Application to a two-transistor circuit | |
| Jain et al. | EmpowerSoC: An Open-Source Power Analysis Engine based on Qflow | |
| Timár et al. | Electro-thermal co-simulation of ICs with runtime back-annotation capability | |
| Herklotz et al. | EDA method to address interconnect reliability and reduce overdesign in custom analog designs | |
| Tsai et al. | Substrate thermal model reduction for efficient transient electrothermal simulation | |
| Kaïd et al. | Novel method for modelling the local electro-thermal behaviour of discrete power diode using Verilog-A in a standard CAD environment |