[go: up one dir, main page]

Ning, 2018 - Google Patents

Advanced bit flip concatenates BCH code demonstrates 0.93% correctable BER and faster decoding on (36 864, 32 768) emerging memories

Ning, 2018

Document ID
17525422303102915890
Author
Ning S
Publication year
Publication venue
IEEE Transactions on Circuits and Systems I: Regular Papers

External Links

Snippet

Bose-Chaudhuri-Hocquenghem (BCH) and low-density-parity-check (LDPC) are two popular error correcting codes for non-volatile memories. However, the BCH has limited error correction ability, while the LDPC requires multiple sensing operations per read. In this …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13Linear codes
    • H03M13/15Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H03M13/1515Reed-Solomon codes
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/08Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1012Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements
    • G11C13/0021Auxiliary circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2906Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
    • H03M13/2909Product codes
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2213/00Indexing scheme relating to G11C13/00 for features not covered by this group

Similar Documents

Publication Publication Date Title
US12229003B2 (en) Memory error detection and correction
US7191379B2 (en) Magnetic memory with error correction coding
US7036068B2 (en) Error correction coding and decoding in a solid-state storage device
Jacobvitz et al. Coset coding to extend the lifetime of memory
US7840875B2 (en) Convolutional coding methods for nonvolatile memory
Niu et al. Low power memristor-based ReRAM design with error correcting code
US9015524B2 (en) Control device and data storage device having a plurality of memories and error correction where a data length and a code length are set to tend to be longer as a number of writes and erases increases
US7107507B2 (en) Magnetoresistive solid-state storage device and data storage methods for use therewith
US20030023928A1 (en) Manufacturing test for a fault tolerant magnetoresistive solid-state storage device
US11036582B2 (en) Uncorrectable error correction code (UECC) recovery time improvement
US11461174B2 (en) Integrated circuit and method of operating same
WO2022132432A1 (en) Memory device protection using interleaved multibit symbols
Ning Advanced bit flip concatenates BCH code demonstrates 0.93% correctable BER and faster decoding on (36 864, 32 768) emerging memories
US7325157B2 (en) Magnetic memory devices having selective error encoding capability based on fault probabilities
Das et al. Online correction of hard errors and soft errors via one-step decodable OLS codes for emerging last level caches
US20030172339A1 (en) Method for error correction decoding in a magnetoresistive solid-state storage device
CN110222006B (en) RRAM-based processor architecture and control method
US11003551B2 (en) Non-volatile storage system with program failure recovery
KR20180015896A (en) Method for lifetime improvement of resistive change memory and data storage system using it
US10404282B2 (en) Apparatuses and methods for integrated interleaved Reed-Solomon encoding and decoding
Kang et al. One-step majority-logic-decodable codes enable STT-MRAM for high speed working memories
Evain et al. Error correction schemes with erasure information for fast memories
US20040141389A1 (en) Solid state storage device and data storage method
Zhang et al. Low-energy and low-latency error-correction for phase change memory
Datta Adaptable and enhanced error correction codes for efficient error and defect tolerance in memories