[go: up one dir, main page]

Siddamal et al., 2022 - Google Patents

Verification of AHB2APB Bridge Protocol Using UVM

Siddamal et al., 2022

Document ID
1759773873131368629
Author
Siddamal S
Budihal S
Narode A
Publication year
Publication venue
International Conference on VLSI, Signal Processing, Power Electronics, IoT, Communication and Embedded Systems

External Links

Snippet

It is vital to update tools and methodologies in pace with technological innovation in order to handle the problems posed by the changing verification environment. The authors propose a verification of AHB2 APB bridge protocol using Universal Verification Methodology (UVM) …
Continue reading at link.springer.com (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/86—Hardware-Software co-design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application

Similar Documents

Publication Publication Date Title
Mehta ASIC/SoC functional design verification
Dahan et al. Combining system level modeling with assertion based verification
Harshitha et al. An Introduction to Universal Verification Methodology for the digital design of Integrated circuits (IC’s): A Review
US6341361B1 (en) Graphical user interface for testability operation
US8972914B2 (en) Coexistence of multiple verification component types in a hardware verification framework
Anu Priya et al. VIP development of SPI controller for open-power processor-based fabless SOC
Dwivedi et al. Assertion & Functional Coverage Driven Verification of AMBA Advance Peripheral Bus Protocol Using System Verilog
Niharika et al. The Configuration and Verification Analysis of AMBA-Based AHB2APB Bridge
Pothana et al. Verification of Coverage-Driven and Assertion based AXI4 Protocol VIP using UVM
Siddamal et al. Verification of AHB2APB Bridge Protocol Using UVM
Ke et al. Verification of AMBA bus model using SystemVerilog
Dziri et al. Unified component integration flow for multi-processor soc design and validation
Gamboa et al. UVM-Based Design and Verification of AHB-Lite to AXI Bridge
Manasa et al. Implementation of Advanced High Performance Bus to Advanced Peripheral Bus Bridge
Pataskar et al. AMBA AXI4 Interconnect Universal Verification Component.
Carbognani et al. Qualifying precision of abstract systemc models using the systemc verification standard
Kumari et al. Design and Verification of AMBA AHB Protocol Using UVM
Sharath UVM based Verification of Watchdog Timer with APB
Kadambarajan et al. SPI Verification Monitor Module Using UVM
Kiran et al. Verification of AMBA AHB2APB bridge using universal verification methodology (UVM)
Kalyan et al. Verification of AMBA AHB based verifying IP using UVM methodology
Harish et al. System Verilog Verification Techniques for AXI4 Slave Devices: A Practical Approach
Harshavardhan et al. AHB Protocol Verification Using Reusable UVM Framework and System Verilog
Tiwari Accessing the Configuration and Status Registers in a Typical SoC
Vivenzio Advanced High-performance Bus (AHB) architecture verification