Kundel et al., 2021 - Google Patents
Host bypassing: Direct data piping from the network to the hardware acceleratorKundel et al., 2021
View PDF- Document ID
- 17326974755190040468
- Author
- Kundel R
- Eryigit K
- Markussen J
- Griwodz C
- Abboud O
- Hark R
- Steinmetz R
- Publication year
- Publication venue
- 2021 IEEE 14th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC)
External Links
Snippet
Computer networks have become very important and influential over the last years for many common services such as Internet connectivity as well as time-sensitive applications such as videotelephony. Furthermore, approaches like in-network computing enable the offloading …
- 238000011156 evaluation 0 abstract description 11
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/25—Routing or path finding through a switch fabric
- H04L49/253—Connections establishment or release between ports
- H04L49/254—Centralized controller, i.e. arbitration or scheduling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
- H04L49/3009—Header conversion, routing tables or routing tags
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/10—Switching fabric construction
- H04L49/109—Switching fabric construction integrated on microchip, e.g. switch-on-chip
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/10—Switching fabric construction
- H04L49/101—Crossbar or matrix
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/90—Queuing arrangements
- H04L49/901—Storage descriptor, e.g. read or write pointers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/35—Application specific switches
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/50—Overload detection; Overload protection
- H04L49/505—Corrective Measures, e.g. backpressure
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic regulation in packet switching networks
- H04L47/10—Flow control or congestion control
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/54—Interprogramme communication; Intertask communication
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Forencich et al. | Corundum: An Open-Source 100-Gbps Nic. | |
US11750418B2 (en) | Cross network bridging | |
US12273282B2 (en) | System-in-package network processors | |
EP3966937A1 (en) | On-chip network in programmable integrated circuit | |
US10936525B2 (en) | Flexible routing of network data within a programmable integrated circuit | |
Sadok et al. | {Ensō}: A streaming interface for {NIC-Application} communication | |
CN108123894B (en) | Method for realizing low-delay transmission of sampled data stream based on Intel gigabit network card | |
US12174782B2 (en) | Processing of ethernet packets at a programmable integrated circuit | |
Kundel et al. | Host bypassing: Direct data piping from the network to the hardware accelerator | |
Kang et al. | csRNA: Connection-scalable RDMA NIC architecture in datacenter environment | |
Wun et al. | Network I/O acceleration in heterogeneous multicore processors | |
CN119402444A (en) | A multi-node communication architecture based on RDMA | |
Kundel et al. | Host bypassing: Let your gpu speak ethernet | |
US20040017813A1 (en) | Transmitting data from a plurality of virtual channels via a multiple processor device | |
CN117561507B (en) | Ethernet Packet Processing in Programmable Integrated Circuits | |
Inoue et al. | Low-latency and high bandwidth TCP/IP protocol processing through an integrated HW/SW approach | |
Wang et al. | High performance network virtualization architecture on FPGA SmartNIC | |
US20250240185A1 (en) | Cross network bridging | |
CN120407497A (en) | Data transmission system, method, device, storage medium and computer program product | |
Yuanpeng et al. | Research on One-way Data Transmission Technology Based on RDMA | |
Xu et al. | THperf: Enabling Accurate Network Latency Measurement for Tianhe-2 System | |
Cheng et al. | Achieving 400 Gbps Single-Flow Throughput with Minimal CPU Core Usage through Optimized DPDK and SmartNIC Implementation | |
Zhou et al. | An Extensible Software Transport Layer for GPU Networking | |
Li et al. | HINT: A Hardware Platform for Intra-Host NIC Traffic and SmartNIC Emulation | |
Papaefstathiou et al. | Prototyping efficient interprocessor communication mechanisms |