[go: up one dir, main page]

Xu et al., 1998 - Google Patents

Rectilinear block placement using sequence-pair

Xu et al., 1998

View PDF
Document ID
17196595195009100934
Author
Xu J
Guo P
Cheng C
Publication year
Publication venue
Proceedings of the 1998 international symposium on Physical design

External Links

Snippet

With the recent advent of deep sub-micron technology and new packaging schemes such as Multi-Chip Modules (MCMs), integrated circuit components are often not rectangular. Most existing block placement approaches, however, only deal with rectangular blocks, resulting …
Continue reading at dl.acm.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Xu et al. Rectilinear block placement using sequence-pair
Murata et al. Sequence-pair based placement method for hard/soft/pre-placed modules
Nakatake et al. Module packing based on the BSG-structure and IC layout applications
Murata et al. VLSI module placement based on rectangle-packing by the sequence-pair
Feo et al. A class of bounded approximation algorithms for graph partitioning
Lin et al. LES: A layout expert system
Shen et al. Bounds on the number of slicing, mosaic, and general floorplans
Zhou et al. ECBL: An extended corner block list with solution space including optimum placement
Lee et al. Multilevel floorplanning/placement for large-scale modules using B*-trees
Roy et al. A timing driven n-way chip and multi-chip partitioner
Hu et al. Fine granularity clustering for large scale placement problems
US6434721B1 (en) Method and apparatus for constraint graph based layout compaction for integrated circuits
Gil et al. A mixed heuristic for circuit partitioning
Kiyota et al. Simulated annealing search through general structure floor plans using sequence‐pair
Xu et al. Sequence-pair approach for rectilinear module placement
US6487697B1 (en) Distribution dependent clustering in buffer insertion of high fanout nets
Mak et al. Board-level multiterminal net routing for FPGA-based logic emulation
Fang et al. A hierarchical functional structuring and partitioning approach for multiple-FPGA implementations
Grzesiak-Kopeć et al. Hypergraphs and extremal optimization in 3D integrated circuit design automation
Mak et al. Minimum replication min-cut partitioning
Riepe et al. Transistor level micro-placement and routing for two-dimensional digital VLSI cell synthesis
Chen et al. A congestion-based routing model and its optimization method for VLSI routing
Law et al. Block alignment in 3D floorplan using layered TCG
Young et al. A unified method to handle different kinds of placement constraints in floorplan design
Mehta et al. On the use of flexible, rectilinear blocks to obtain minimum-area floorplans in mixed block and cell designs