Shang, 2003 - Google Patents
Asynchronous communication circuits: Design, test, and synthesisShang, 2003
View PDF- Document ID
- 17095253921393926710
- Author
- Shang D
- Publication year
External Links
Snippet
4.2. 2 Asynchronous circuit testing methodology 122 4.3 Testing method of ACM circuits 126 4.4 Test aims and environment 127 4.5 On-chip testing circuit 128 4.6 Testing methods and results 133 4.6. 1 Testing general functioning 135 4.6. 2 Testing asynchrony 135 4.6. 3 …
- 230000015572 biosynthetic process 0 title description 57
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/52—Programme synchronisation; Mutual exclusion, e.g. by means of semaphores; Contention for resources among tasks
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Programme initiating; Programme switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
- G06F9/4881—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/54—Interprogramme communication; Intertask communication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
- G06F15/163—Interprocessor communication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
- G06F1/3234—Action, measure or step performed to reduce power consumption
- G06F1/3237—Power saving by disabling clock generation or distribution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Martin et al. | Asynchronous techniques for system-on-chip design | |
| Sparsø | Introduction to Asynchronous Circuit Design. | |
| Cortadella et al. | Synthesis of synchronous elastic architectures | |
| Beerel et al. | A designer's guide to asynchronous VLSI | |
| Nowick | Automatic synthesis of burst-mode asynchronous controllers | |
| US6949954B2 (en) | Method and apparatus for an asynchronous pulse logic circuit | |
| Ykman-Couvreur et al. | Assassin: A synthesis system for asynchronous control circuits | |
| Josephs et al. | Modeling and design of asynchronous circuits | |
| JP4331617B2 (en) | Asynchronous crossbar with deterministic or arbitrated control | |
| Xia et al. | Asynchronous domino logic pipeline design based on constructed critical data path | |
| Davis et al. | Asynchronous circuit design: Motivation, background, & methods | |
| Kol et al. | A doubly-latched asynchronous pipeline | |
| Cortadella et al. | SELF: Specification and design of synchronous elastic circuits | |
| Bingham et al. | QDI constant-time counters | |
| Bingham et al. | A systematic approach for arbitration expressions | |
| Xia et al. | Asynchronous communication mechanisms using self-timed circuits | |
| Meng | Asynchronous design for digital signal processing architectures | |
| Sokolov | Automated synthesis of asynchronous circuits using direct mapping for control and data paths | |
| Shang | Asynchronous communication circuits: Design, test, and synthesis | |
| Huemer | Contributions to efficiency and robustness of quasi delay-insensitive circuits | |
| Low et al. | Token Ring Arbiters: An Exercise in Asynchronous Logic Design with Petri-Nets | |
| Plana | Contributions to the design of asynchronous macromodular systems | |
| Davis | Synthesizing asynchronous circuits: Practice and experience | |
| Meng et al. | Asynchronous circuit design for VLSI signal processing | |
| Cortadella et al. | SELF: Specification and design of a synchronous elastic architecture for DSM systems |