Nyström et al., 2002 - Google Patents
Asynchronous pulse logicNyström et al., 2002
View PDF- Document ID
- 17054804700406694157
- Author
- Nyström M
- Martin A
- Publication year
External Links
Snippet
IN CHAPTER 4, we saw how to design simple circuits in a pulsed asynchronous style: bit buckets, bit generators, and a simple left-right buffer. This is not enough to do much of interest: even simple processes like an adder or a controlled merge have behaviors that are …
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356104—Bistable circuits using complementary field-effect transistors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
- G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
- G06F9/3869—Implementation aspects, e.g. pipeline latches; pipeline synchronisation and clocking
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
- G06F1/3234—Action, measure or step performed to reduce power consumption
- G06F1/3237—Power saving by disabling clock generation or distribution
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/1733—Controllable logic circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/70—Fault tolerant, i.e. transient fault suppression
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00323—Delay compensation
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6949954B2 (en) | Method and apparatus for an asynchronous pulse logic circuit | |
| Sparsø | Introduction to Asynchronous Circuit Design. | |
| Spars et al. | Principles asynchronous circuit design | |
| Stevens et al. | Relative timing [asynchronous design] | |
| Nyström et al. | Asynchronous pulse logic | |
| US6420907B1 (en) | Method and apparatus for asynchronously controlling state information within a circuit | |
| US6356117B1 (en) | Asynchronously controlling data transfers within a circuit | |
| Cortadella et al. | Synchronous elastic circuits with early evaluation and token counterflow | |
| CN100476832C (en) | Circuit Synthesis and Verification When Using Relative | |
| US6690203B2 (en) | Method and apparatus for a failure-free synchronizer | |
| US20010013797A1 (en) | Logic cell and logic circuit using the same | |
| US7409659B2 (en) | System and method for suppressing crosstalk glitch in digital circuits | |
| US6005416A (en) | Compiled self-resetting CMOS logic array macros | |
| Mokhov et al. | On dual-rail control logic for enhanced circuit robustness | |
| Feather | A SINGLE-TRACK ASYNCHRONOUS–PULSE-LOGIC FAMILY: II. ADVANCED CIRCUITS | |
| Huemer | Contributions to efficiency and robustness of quasi delay-insensitive circuits | |
| Yaghini et al. | Investigation of transient fault effects in synchronous and asynchronous network on chip router | |
| Anantharaman et al. | Compiling path expressions into VLSI circuits | |
| Shams | Modeling and optimization of CMOS logic circuits with application to asynchronous design | |
| US7260515B2 (en) | Method and apparatus for simulating transparent latches | |
| US6271684B1 (en) | Method and apparatus for stalling OTB domino circuits | |
| Clark et al. | The verification of asynchronous circuits using CCS | |
| US10157249B2 (en) | Asynchronous pipeline circuit | |
| Sretasereekul et al. | A zero-time-overhead asynchronous four-phase controller | |
| Gilman et al. | A SINGLE-TRACK ASYNCHRONOUS–PULSE-LOGIC FAMILY: I. BASIC CIRCUITS |