[go: up one dir, main page]

Dominguez-Castro et al., 1997 - Google Patents

A 0.8-/spl mu/m CMOS two-dimensional programmable mixed-signal focal-plane array processor with on-chip binary imaging and instructions storage

Dominguez-Castro et al., 1997

View PDF
Document ID
16855669889255028725
Author
Dominguez-Castro R
Espejo S
Rodriguez-Vazquez A
Carmona R
Foldesy P
Zarándy
Szolgay P
Szirányi T
Roska T
Publication year
Publication venue
IEEE Journal of Solid-State Circuits

External Links

Snippet

This paper presents a CMOS chip for the parallel acquisition and concurrent analog processing of two-dimensional (2-D) binary images. Its processing function is determined by a reduced set of 19 analog coefficients whose values are programmable with 7-b accuracy …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • G06N3/0635—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means using analogue means
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/30—Transforming light or analogous information into electric information
    • H04N5/335—Transforming light or analogous information into electric information using solid-state image sensors [SSIS]
    • H04N5/369—SSIS architecture; Circuitry associated therewith
    • H04N5/378—Readout circuits, e.g. correlated double sampling [CDS] circuits, output amplifiers or A/D converters
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N1/00—Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof
    • H04N1/40—Picture signal circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/222—Studio circuitry; Studio devices; Studio equipment; Cameras comprising an electronic image sensor, e.g. digital cameras, video cameras, TV cameras, video cameras, camcorders, webcams, camera modules for embedding in other devices, e.g. mobile phones, computers or vehicles

Similar Documents

Publication Publication Date Title
Dominguez-Castro et al. A 0.8-/spl mu/m CMOS two-dimensional programmable mixed-signal focal-plane array processor with on-chip binary imaging and instructions storage
Liñán et al. ACE4k: an analog I/O 64× 64 visual microprocessor chip with 7‐bit analog accuracy
Espejo et al. Smart-pixel cellular neural networks in analog current-mode CMOS technology
Basu et al. A floating-gate-based field-programmable analog array
Costas-Santos et al. A spatial contrast retina with on-chip calibration for neuromorphic spike-based AER vision systems
Espejo et al. A CNN universal chip in CMOS technology
US5959871A (en) Programmable analog array circuit
Moini Vision chips
Gruev et al. Implementation of steerable spatiotemporal image filters on the focal plane
Suárez et al. Low-power CMOS vision sensor for Gaussian pyramid extraction
Shi A low-power orientation-selective vision sensor
Andreou et al. A 590,000 transistor 48,000 pixel, contrast sensitive, edge enhancing, CMOS imager-silicon retina
Anguita et al. Analog CMOS implementation of a discrete time CNN with programmable cloning templates
Krieg et al. Analog signal processing using cellular neural networks
Liñán-Cembrano et al. A 1000 FPS at 128× 128 vision processor with 8-bit digitized I/O
Hasler Low-power programmable signal processing
Dudek A programmable focal-plane analogue processor array
Dominguez-Castro et al. A 0.8 µm CMOS 2-D programmable mixed-signal focal-plane array-processor with on-chip binary imaging and instructions storage
CA2364182A1 (en) Two architectures for integrated realization of sensing and processing in a single device
Laiho et al. MIPA4k: Mixed-mode cellular processor array
Cohen et al. Image sharpness and beam focus VLSI sensors for adaptive optics
Espejo et al. A 0.8 μm CMOS Programmable Analog-Array-Processing Vision-Chip with Local Logic and Image-Memory
Chou et al. VLSI design of optimization and image processing cellular neural networks
Bandyopadhyay et al. A CMOS floating-gate matrix transform imager
Anguita et al. A low-power CMOS implementation of programmable CNN's with embedded photosensors